ENGINEERING NOTE 100

MCM6830L7 MIKBUG/ MINIBUG ROM

Prepared by Mike Wiles Computer Systems

Andre Felix Support Products Group

The MIKBUG/MINIBUG ROM is an MCM6830 ROM of the M8800 Family of parts. This ROM provides an asynchronous communications program, a loader prom, and a diagnostic program for use with the ME8800 Microprocessing Unit.

This document was scanned and edited by Michael Holley, Oct 21 2000.



MCM6830L7 MIKBUG / MINIBUG ROM


1.0 SYSTEMS OVERVIEW

The MIKBUG/MINIBUG ROM provides the user with three separate firmware programs to interface with a serial asynchronous (start-stop) data communications device. They are:

- 1) MIKBUG Rev. 9
- 2) MINIBUG Rev. 4
- 3) Test Pattern

The map of the programs is shown in Figure 1-1.

NOTE





All enables for the ROM are active high.

2.0 FEATURES

The more important features of these programs are:

MIKBUG Rev. 9

- A. Memory Loader
- B. Print Registers of Target Program
- C. Print/Punch Dump
- D. Memory Change
- E. Go to Target Program
- F. Operates with PIA for the Parallel-to-Serial Interface
- G. Restart/NMI/SWI Interrupt Vectors

MINIBUG Rev. 4

- A. Memory Loader
- B. Memory Change
- C. Print Registers of Target Program
- D. Go to Target Program
- E. Assumes a UART for the Parallel-to-Serial Interface

3.0 HARDWARE CONFIGURATION

3.1 MIKBUG Hardware

The MIKBUG/MINIBUG ROM is intended for use with the MC6800 Microprocessing Unit in an M6800 Microcomputer system. This ROM, using the MIKBUG Firmware, should be connected into the system as illustrated in Figure 3-1. As shown, all of the enable inputs are high levels and the address line A9 on pin 15 is grounded. The MIKBUG Firmware in this ROM uses addresses E000 through EIFF. The ROM should be connected into a system so that its two top MIKBUG Firmware addresses also will respond to addresses FFFEand FFFF. This is required for the system to restart properly. There should not be any devices in the system at a higher address Man this ROM's addresses. Figure 3-2 depicts a memory map for a system using the MIKBUG Firmware and Figure 3-3 depicts this system's block diagram.




FIGURE 3-1. MCM6830L7 MIKBUG ROM Schematic

The MIKBUG Firmware operates with an MC6820 Peripheral Interface Adapter (PIA) as shown in Figure 3-4. The MC 14536 device is used as the interface timer. This timer's interval is set by adjusting the 5 0 k ohm resistor and monitoring the output signal on pin 13 of the MC14536 device. The zero level of the timing pulse should be 9.1 ms for 10 characters

The information in this Engineering Note has been carefully reviewed and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.

The material in this note is subject to change, and Motorola In, reserves the right to change specifications without notice. MIKBUG and MINIBUG are trademarks of Motorola Inc.




FIGURE 3-2. MIKBUG Rev. 9 Memory Map

per second (CPS) operation and 3.3 ms for 30 CPS operation. Also, pin 16 (PB6) of the MC6820 PIA should be connected to +5 volts for 10 CPS operation and ground for 30 CPS operation.

The MC 1488 and MC 1489A devices provide the system with RS-232C interface capability. If the system is to interface only with an RS-232C terminal, no other interface circuitry is required; however, a jumper should be strapped between E3 and E4. The 4N33 optical isolators and associated circuitry are required to interface with a 20 mA current loop TTY. A jumper should be connected between E1 and E2 for TTY operation.

The MIKBUG Firmware also requires random access memory for a stack and temporary memory storage. The MCM6810 RAM used for this memory should be configured for the base memory address at A000 hexadecimal.

A reset switch is required in the system to provide for restarting the MC6800 MPU and for resetting the MC6820 PIA. The function may be provided by a pushbutton switch and a cross-coupled latch flip-flop.

3.2 MINIBUG Hardware, Rev. 4

The MIKBUG/MINIBUG ROM is intended for use with the MC6800 Microprocessing Unit in an M6800 Microcomputer system. This system, using MINIBUG Firmware Rev. 4, should be set up with the starting ROM address at FE00 hexadecimal. The restart address generator (Figure 3-5)




FIGURE 3-3. MIKBUG ROM Rev. 9 System Block Diagram




FIGURE 3-4. TTY/RS-232C Interface Used with MIKBUG ROM

must be configured to respond with address FED6 each time the MPU requests the restart address. As shown, the system also requires an MCM68 10 RAM for temporary storage. This RAM shall be configured for a FF00 base memory address. Figure 3-6 depicts a memory map for a system using the MINIBUG Rev. 4 Firmware.

The MINIBUG ROM Rev. 4 also uses a parallel-to-serial data converter to interface with an external terminal. The converter's status register must be located at address FCF4 and the data register at address FCF5. The least significant bit of the status register is used to indicate that the converter has received a character and the second bit indicates that the converter is ready for the next character to be transmitted.





FIGURE 3-5. MINIBUG Rev. 4 System Block Diagram



4.0 SOFTWARE OPERATION

4.1 MIKBUG Operation

The MIKBUG Firmware may be used to debug and evaluate a user's program. The MIKBUG Firmware enables the user to perform the following functions:

Memory Loader Function Memory Examine and Change Function Print/Punch Memory Function Display Contents of MPU Registers Function Go to User's Program Function Interrupt Request Function Non Maskable Interrupt Function

The operating procedures for each of these routines as well as the Reset Function are discussed in the following paragraphs. The MIKBUG Firmware is inhibited from performing the user's program except in the Go to User's Program Function and the interrupt functions.

4.1.1 RESET Function

Perform the RESET Function when power is first applied and any time the MIKBUG Firmware loses program control. Press the RESET pushbutton switch. The MIKBUG Firmware should gain program control and the terminal should respond with a carriage return, a line feed and an asterisk. The MIKBUG control program is ready for an input.

4.1.2 Memory Leader Function

The Memory Loader Function of MIKBUG loads formatted binary object tapes or MIKBUG punched memory dump tapes into memory and if used, external memory modules. Figure 4-1 depicts the paper tape format. It is assumed at the start of this function that the MC6800 MPU is performing its MIKBUG control program and the last data printed by the terminal is an asterisk. Figure 4-2 illustrates a typical Memory Loader Function.




FIGURE 4-1. Paper Tape Format

- a. Load the tape into the terminal tape reader.
- b. Set the tape reader switch to AUTO.
- c. Enter the character L after the asterisk. This initiates the MIKBUG loading procedure. The MIKBUG Firmware ignores all characters prior to the start-of-record on the tape.

NOTE

Tapes punched by MIKBUG do not have an end-of-file character at the end of the record; therefore, you must type in the characters S9 to exit from the memory loader function, or push the RESET pushbutton switch.

Checksum Error Detection

If, during the loading function, the MIKBUG Firmware detects a checksum error, it instructs the terminal to print a question mark and then stops the tape reader.

NOTE

Underlined characters indicate user input.

It is assumed at the start of this function that the MPU is performing its MIKBUG control program and the last data printed by the terminal is an asterisk. Figure 4-3 depicts a typical Memory Examine and Change Function.

NOTE

If the memory address selected is in ROM, PROM, or protected RAM, the contents of this memory location cannot be changed and the terminal will print a question mark.

> *M 0000 *0000 20 FF *0001 FE AA *0002 02 . *0003 02 ._ *

FIGURE 4-3 Typical Memory Examine and Change Function




FIGURE 4-2. Typical Memory Loader Function

- d. If a checksum error is present, perform one of the following substeps:
 - Press the RESET pushbutton switch and abort from the Memory Loader Function. The MPU will return to the MIKBUG control program and the terminal will print a carriage return, a line feed, and an asterisk.
 - 2) Reposition the tape and enter the character L. The record causing the checksum error is reread.
 - Ignore the checksum error and enter the character L. The MIKBUG Firmware ignores the checksum error and continues the Memory Loader Function.

CAUTION

If a checksum error is in an address and the continue option in substep 3 is selected, there is no certain way of determining where the data will be loaded into the memory.

4.1.3 Memory Examine and Change Function

The MIKBUG Firmware performs this function in three steps: 1) examining the contents of the selected memory location (opening the memory location); 2) changing the contents of this location, if required; and 3) returning the contents to memory (closing the memory location). The MIKBUG Firmware, in examining a memory location, instructs the terminal to print the contents of this memory location. The MIKBUG Firmware in this function displays each of the program instructions in machine language.

- a. Enter the character M after the asterisk to open a memory location. The terminal will insert a space after the M.
- b. Enter in 4-character hexadecimal format the memory address to be opened. The terminal will print on the next line the memory address being opened and the contents of this memory location. The contents are in hexadecimal.
- c. The operator must now decide whether to change the data at this memory location. If the data is to be changed, change the data in accordance with step d. If the data is not to be changed, the operator must decide whether to close this location and open the following memory location (step e) or to close this memory location and return to the MIKBUG control program (step f).
- d. If the contents of this memory location are to be changed, enter a space code and then the new data (in hexadecimal format) to be stored at this location. The new contents are stored in memory and the terminal prints the following memory address and its contents. Return to step c.
- e. To close the present memory and open the following memory location, enter any character except a space character after the displayed memory address contents. The contents are returned to memory and the terminal prints the following memory address and its contents. Return to step c.
- f. To close the present memory location and return to the MIKBUG control program, enter a space code followed by a carriage return control character. The contents are returned to memory and the terminal prints an asterisk on the next line.

4.1.4 Print/Punch Memory Function

The Print/Punch Memory Function instructs the MIKBUG Firmware to punch an absolute formatted binary tape and to print the selected memory contents. The tape is formatted as shown in Figure 4-1 except that this tape does not contain an end-of-file control character.

The beginning address and the ending address must be entered into the memory. Memory addresses A002 and A003 are used to store the beginning address and addresses A004 and A005 are used to store the ending address.

It is assumed that the MPU is performing its MIKBUG control program and the last data printed by the terminal is an asterisk. Figure 4-4 illustrates a typical Print/Punch Memory Function.

NOTE

If you do not wish to punch a tape, turn off the terminal's tape reader.

- g. Enter a space code and carriage return character after the contents of address A006. The control returns to MIKBUG control program and the terminal prints an asterisk.
- h. Enter the character P after the asterisk. The MIKBUG Firmware initiates the print/punch operation. At the conclusion of the print/punch operation the terminal prints an asterisk, and returns to the MIKBUG control program.

4.1.5 Delay Contents of MPU Registers Function

The Display Contents of MPU Registers Function enables the MIKBUG Firmware to display the contents of the MC6800 Microprocessing Unit registers for examination and change. It is assumed at the start of this function that

the MPU is performing its MIKBUG control program and the last data printed by the terminal is an asterisk. Figure 4-5 illustrates a typical Display Contents of MPU Registers Function.



- a. Enter the character M after the asterisk to open a memory location. The terminal will insert a space code after the M.
- b. Enter the address A002 after the space code. The terminal will print on the next line the memory address A002 and the contents of the address.
- c. Enter a space code and the two most significant hexadecimal bytes of the beginning address after the contents of address A002. These two bytes are stored in memory and the terminal prints address A003 and its contents on the next line.
- d. Enter a space code and the two least significant hexadecimal bytes of the beginning address after the contents of address A003. These two bytes are stored in memory and the terminal prints address A004 and its contents on the next line.
- e. Enter a space code and the two most significant hexadecimal bytes of the ending address after the contents of address A004. These two bytes are stored in memory and the terminal prints address A005 and its contents on the next line.
- f. Enter a space code and the two least significant hexadecimal bytes of the ending address after the contents of address A005. These two bytes are stored in memory and the terminal prints address A006 and its contents on the next line.

+D 03 DC 08 0738 084D 3040	
*R 8A D6 CE 87AE CF4B A042	
*M A043	
*A043 8A .	
*A044 D6 .	
*A045 CE .	
*A046 87 .	
*A047 AE .	
*A048 CF .	
*A049 4B 00	
*A04A 9E 00	
*R 8A D6 CE 87AE 0000 A042	
*	



- a. Enter the character R after the asterisk. The terminal will print the contents of the MPU registers in the following sequence: condition code register, B accumulator, A accumulator, index register, program counter, and stack pointer. On the following line the terminal prints an asterisk.
- b. If the contents of any of the registers are to be changed, change the data in accordance with Paragraph 4.1.3. It should be noted that the address of the stack pointer is stored last, and it takes eight memory locations to store the contents of the MPU registers on the stack. Figure 4-5 illustrates changing the contents of the MPU registers and identifies the location of each register's data.

4.1.6 Go to User's Program Function

This function enables the MPU to perform the user's program. It is assumed at the start of this function that the MPU is performing its MIKBUG control program and the data printed by the terminal is an asterisk.

Enter the character G after the asterisk. The MC6800 MPU System will perform the user's program until one of the following conditions occurs:

- 1) The MPU encounters a WAI (WAIt) instruction. The MPU now waits for a non-maskable interrupt or an interrupt request.
- 2) The MPU encounters a SWI (Software Interrupt) instruction. The MPU stores the data in the MPU registers o n the stack and jumps to the MIKBUG control program. The terminal prints the contents of the MPU registers from the stack.
- The RESET pushbutton switch is actuated. This switch is to be actuated when the user's program blows and places the MPU under the MIKBUG control program.

4.1.7 Interrupt Request Function

This function enables the user to evaluate a maskable interrupt routine. Steps a through e prepare the firmware to process an interrupt request and step f discusses performing the interrupt routine. It should be noted that this interrupt may be initiated at any time. It is assumed in preparing the MPU to process the interrupt request that the MPU is processing its MIKBUG control program and the last data printed by the terminal is an asterisk.

- a. Enter the character M after the asterisk. The terminal will insert a space code after the M.
- b. Enter the address A000. The terminal will print on the next line the memory address A000 and the contents of this memory location.
- c. Enter a space code and the two most significant hexadecimal bytes of the first interrupt routine's address after the contents of address A000. These two bytes are stored in memory and the terminal prints address A001 and its contents on the next line.

- d. Enter a space code and the two least significant hexadecimal bytes of the first interrupt routine's address after the contents of address A001. These two bytes are stored in memory and the terminal prints address A002 and its contents on the next line.
- e. Enter a space code and a carriage return character after address A002. The MPU jumps to its MIKBUG control program and the terminal prints an asterisk.

The MPU now is enabled and ready to perform a maskable interrupt routine when the interrupt mask is cleared. This interrupt routine may be initiated at any time either through the PIA (if enabled) or the IRQ input to the MPU. Initiating an interrupt through the PIA is discussed in the MC6820 Peripheral Interface Adapter data sheet while initiating an interrupt through the IRQ input is discussed below.

- f. Ground IRQ input. If the interrupt mask is not set, the MPU will jump to the interrupt service routine indirectly through addresses A000 and A001. This is accomplished in MIKBUG by loading the index register with the contents of addresses A000 and A001 and then jumping to the address stored in the index register.
- g. Remove the ground from the IRQ input:

4.1.8 Non-Maskable Interrupt Function

This function enables the user to evaluate a non-maskable interrupt routine. Steps a through e prepare the MC6800 MPU System to process a NMI (Non-Maskable Interrupt) input and step f discusses performing the interrupt routine. It is assumed in preparing the MC6800 MPU System to process a non-maskable interrupt that the MC6800 MPU System is processing its MIKBUG control program and the last data printed by the data terminal is an asterisk.

- a. Enter the character M after the asterisk. The terminal will insert a space code after the M.
- b. Enter the address A006. The terminal will print on the next line the memory address A006 and the contents of this memory location.
- c. Enter a space code and the two most significant hexadecimal digits of the first interrupt routine's address after the contents of address A006. These two digits are stored in memory and the terminal prints address A007 and its contents on the next line.
- d. Enter a space code and the two least significant hexadecimal digits of the first interrupt routine's address after the contents of address A007. These two digits are stored in memory and the terminal prints address A008 and its contents on the next line.
- e. Enter a space code and a carriage return character after address A008. The MC6800 MPU System jumps to its MIKBUG control program and the terminal prints an asterisk.

The MC6800 MPU System now is enabled to perform a non-maskable interrupt routine. This non-maskable interrupt routine may be initiated at any time through the MC6800 MPU System NMI input.

- f. Ground the NMI input P1-E. If the non-maskable interrupt is not disabled (E3 to E4), the MPU will jump to the interrupt service routine indirectly through addresses A006 and A007. This is accomplished in MIKBUG by loading the index register with the contents of addresses A006 and A007 and then jumping to the address stored in the index register.
- g. Remove the ground from the NMI input P1-E.

4.2 MINIBUG Rev. 4 Operation

The MINIBUG Firmware enables the user's system using the MIKBUG/MINIBUG ROM to perform the following functions:

Memory Loader Function Memory Examine and Change Function Display Contents of MPU Registers Function Go to User's Program Function

The operating procedures for each of these routines as well as the RESET Function are discussed in the following paragraphs.

4.2.1 RESET Function

Perform the RESET Function when power is first applied and any time the MINIBUG Firmware loses program control.

Press the RESET switch (or equivalent). The MINIBUG Firmware should respond with a carriage return and a line feed character. The MINIBUG program control now is ready for an input.

4.2.2 Memory Loader Function

The memory loader function of MINIBUG loads formatted binary object tapes into memory. Figure 4-1 depicts the paper tape format. It is assumed at the start of this function that the MC6800 MPU is performing its MINIBUG control program. Figure 4-6 illustrates a typical memory loader function.

- a. Load the tape into the tape reader.
- b. Set the tape reader switch to AUTO.
- c. Enter the character L. This initiates the MINIBUG loading procedure. The MINIBUG program ignores all characters prior to the start-of-record on the tape.

Checksum Error Detection

If during the loading function, the MINIBUG Firmware detects a checksum error, it instructs the terminal to print a question mark and stops while the MPU performs the MINIBUG control program. To load the tape, the user will have to repeat the memory loader function.

4.2.3 Memory Examine and Change Function

The MINIBUG Firmware performs this function in three steps: 1) examining the contents of the selected memory location (opening the memory location); 2) changing the contents of this location, if required; and 3) returning the contents to memory (closing the memory location). The Firmware, in examining a memory location, instructs the terminal to print the contents of this memory locationin hexadecimal format. The MINIBUG Firmware in this function displays each of the program instructions in Machine language.

It is assumed at the start of this function that the MPU is performing its MINIBUG control program. Figure 4-7 depicts a typical Memory Examine and Change Function.

NOTE

If no memory, a ROM, or a PROM is located at the selected address, the contents of this memory address cannot be changed and the terminal will print a question mark.

 $\frac{M}{M} \begin{array}{c} FF2E & 00 \\ FF2F & 00 \end{array} \begin{array}{c} F0 \\ \hline 00 \end{array}$

FIGURE 4-7 Typical Memory Examine and Change Function




FIGURE 4-6. Typical Memory Loader Function

- a. Enter the character M. The terminal will insert a space code after the M.
- b. Enter in 4-character hexadecimal the memory address to be opened. The terminal will print a space code and then the contents of this memory location. The contents are in hexadecimal.
- c. The operator must now decide whether to change the data at this memory location. If the data is to be changed, enter the two new hexadecimal characters to be stored in this location. The new contents are stored in memory and the MPU returns to the MINIBUG control program. If the data is not to be changed, enter a carriage return character; the previous contents are returned to memory and the MPU returns to the MINIBUG control program.

4.2.4 Display Contents of MPU Registers Function

The Display Contents of MPU Registers Function enables the MINIBUG Firmware to display the contents of the MC6800 Microprocessing Unit registers for examination and change. It is assumed at the start of this function that the MPU is performing the MINIBUG control program. Figure 4-8 illustrates a typical Display Contents of MPU Registers Function.

P	 -	 XH 00	 	 	

FIGURE 4-8 Typical Contents of MPU Register Function

a. Enter the character P. The terminal will print the contents of the MPU registers in the following sequence:

Contents	MPU Register
00	Condition Code Register
00	B Accumulator
00	A Accumulator
00	Index Register High
00	Index Register Low
F0	Program Counter High
00	Program Counter Low
	00 00 00 00 00 F0

b. Use the Memory Examine and Change Function in paragraph 4.2.3 to change the contents of a register.

4.2.5 Go to User's Program Function

This function enables the MPU to perform the user's program. It is assumed at the start of this function that the MPU is performing its MINIBUG control program. Figure 4-9 illustrates a typical Go to User's Program Function.

Enter the character G. The MPU will load the MPU registers with the contents identified in Paragraph 4.2.4 and then start running the

FIGURE 4-9 Typical Go to Use's Program Function

user's program at the address in the program counter (locations FF2E and FF2F). The program counter may be changed using the Memory Examine and Change Function in Paragraph 4.2.3.

5.0 MIKBUG REV. 9 PROGRAM LISTING

	* R	NAM EV 009 OPYRIGH	MIKBUG HT 1974 BY	MOTOROLA INC
	* M	IIKBUG ((TM)	
	* G * M * F * R * R	I MEMOF PRINT DISPI CC	C B A	
8007 8006 8005 8004	PIADB PIAS PIAD	EQU EQU EQU EQU OPT	\$8005	B DATA PIA STATUS PIA DATA
E000		ORG	\$E000	
E000 FE A0 00 E003 6E 00	IO	O INTEF LDX JMP	RRUPT SEQUI IOV X	ENCE
E005 FE A0 06 E008 6E 00		QUENCE LDX JMP	NIO X	GET NMI VECTOR
E00A E00A 86 3C E00C B7 80 07 E00F 86 11 E011 8D 62		EQU LDA A STA A LDA A BSR	* #\$3C PIASB #@21 OUTCH	READER RELAY ON OUTPUT CHAR
E013 8D 63 E015 81 53 E017 26 FA E019 8D 5D E01B 81 39 E01D 27 25 E01F 81 31		BSR CMP A BNE BSR CMP A BEQ CMP A	INCH #'S LOAD3 INCH #'9 LOAD21 #'1	1ST CHAR NOT (S) READ CHAR
E021 26 F0 E023 7F A0 0A E026 8D 2D E028 80 02		BNE CLR BSR SUB A	LOAD3 CKSM BYTE #2	2ND CHAR NOT (1) ZERO CHECKSUM READ BYTE
E02A B7 A0 OB	* BUILD	ADDRESS		BYTE COUNT
E02D 8D 18	* STORE	BSR DATA	BADDR	
E02F 8D 24	LOAD11	BSR	BYTE	

E031 7A A0 0 E034 27 05 E036 A7 00 E038 08 E039 20 F4			BYTECT LOAD15 X LOAD11	ZERO BYTE COUNT STORE DATA
E03B 7C A0 0 E03E 27 D3 E040 86 3F E042 8D 31 E044 E044 7E E0 E	LOAD19 LOAD21	BEQ LDA A BSR EQU	OUTCH *	PRINT QUESTION MARK
E047 8D 0C E049 B7 A0 0 E04C 8D 07 E04E B7 A0 0 E051 FE A0 0 E054 39	C D	BSR STA A BSR STA A	BYTE XHI BYTE	
E055 8D 53 E057 48 E058 48 E059 48 E05A 48 E05A 48 E05B 16 E05C 8D 4C E05E 1B E05F 16 E065 F 16 E060 FB A0 0 E063 F7 A0 0 E066 39	BYTE	BSR A ASL A ASL A ASL A ASL A TAB BSR A ABA TAB	NO FRAMES) INHEX INHEX CKSM CKSM	GET HEX CHAR
E067 44 E068 44 E069 44 E06A 44	OUTHL	LSR A LSR A LSR A LSR A		OUT HEX LEFT BCD DIGIT
E06B 84 0F E06D 8B 30 E06F 81 39 E071 23 02 E073 8B 07	OUTHR		#\$F #\$30 #\$39 OUTCH #\$7	OUT HEX RIGHT BCD DIGIT
E075 7E E1 D E078 7E E1 A		CONE CH JMP JMP	IAR OUTEEE INEEE	

E07B 8D F8 E07D 08 E07E A6 00 E080 81 04 E082 26 F7 E084 39	* PRINT PDATA2 PDATA1	BSR INX LDA A CMP A		BY X-REG STOP ON EOT
E085 8D C0 E087 CE E1 9D E08A 8D F2 E08C CE A0 0C E08F 8D 37 E091 FE A0 0C E094 8D 34 E096 FF A0 0C E099 8D DD E09B 81 20	CHANGE	BSR LDX BSR LDX BSR LDX BSR STX BSR CMP A	#MCL PDATA1 #XHI OUT4HS XHI OUT2HS XHI INCH #\$20	BUILD ADDRESS C/R L/F PRINT ADDRESS PRINT DATA (OLD) SAYE DATA ADDRESS INPUT ONE CHAR
E09D 26 E8 E09F 8D B4 E0A1 09 E0A2 A7 00 E0A4 A1 00 E0A6 27 DF E0A8 20 96		CMP A BEQ		INPUT NEW DATA
E0AA 8D CC E0AC 80 30 E0AE 2B 94 E0B0 81 09 E0B2 2F 0A E0B4 81 11 E0B6 2B 8C E0B8 81 16 E0BA 2E 88 E0BC 80 07 E0BE 39	* INPUT INHEX IN1HG	BSR SUB A BMI CMP A BLE CMP A BMI CMP A	INCH #\$30 C1 #\$09 IN1HG #\$11 C1 #\$16 C1	NOT HEX NOT HEX NOT HEX
E0BF A6 00 E0C1 8D A4 E0C3 A6 00 E0C5 08 E0C6 20 A3	OUT2H OUT2HA	BSR	-	OUTPUT 2 HEX CHAR OUT LEFT HEX CHAR OUTPUT RIGHT HEX CHAR AND R
E0C8 8D F5 E0CA 8D F3	OUT4HS OUT2HS		OUT2H OUT2H	OUTPUT 4 HEX CHAR + SPACE OUTPUT 2 HEX CHAR + SPACE

EOCC 8 EOCE 2			OUTS	LDA A BRA		SPACE (BSR & RTS)
EODO			* ENTER START	EQU	ON SEQUENC *	CE
E0D0 8 E0D3 E			* INZ PI	LDS STS	#STACK SP	INZ TARGET'S STACK PNTR
E0D6 (E0D9 6 E0DB 8	5C 00)	^ INZ P.	LDX INC		(X) POINTER TO DEVICE PIA SET DATA DIR PIAD
EODD A EODF 6 EOE1 A	5C 00)		STA A INC	0,X	INIT CON PIAS MARK COM LINE SET DATA DIR PIADB
E0E3 8 E0E5 E	36 34 37 80	1) 07	CONTRL		#\$34	SET CONTROL PIASB TURN READ
E0E8 E E0EB 8 E0EE 0	BE AC) 42		STA A LDS LDX		SET TIMER INTERVAL SET CONTRL STACK POINTER
E0F1 8				BSR		PRINT DATA STRING
E0F3 8 E0F5 1		3		BSR TAB	INCH	READ CHARACTER
EOF6 8 EOF8 0 EOFA 2	3D D4 C1 40	7		BSR CMP B BNE	OUTS #'L *+5	PRINT SPACE
EOFC 7 EOFF (E101 2	7E E(C1 4I	A0 (JMP CMP B BEQ	LOAD	
E103 (E105 2 E107 (27 18	3		CMP B BEQ CMP B	PRINT	STACK
E109 2 E10B (E10D 2	27 32 21 47	2 7		BEQ CMP B DNE	PUNCH # ' G	PRINT/PUNCH
E10D 2 E10F E E112 3	BE A(LDS RTI	CONTRL SP	RESTORE PGM'S STACK PTR GO
E113				FROM SO EQU	OFTVARE IN: *	FERRUPT
E113 E		08	* DECREN			SAVE TARGET'S STACK POINTER
E116 3 E117 6 E119 2 E11B 6	5D 06 26 02	2		TSX TST BNE DEC	*+4	
EIIB (DEC	б,Х	
E11F E E122 (08			IS OF STACI SP	X

E123 8D A5 E125 8D A3 E127 8D A1 E129 8D 9D E128 8D 9B E12D CE A0 08 E130 8D 96 E132 20 AF	C2		OUT2HS OUT2HS OUT2HS OUT4HS OUT4HS #SP OUT4HS CONTRL	CONDITION CODES ACC-B ACC-A X-REG P-COUNTER STACK POINTER
	 * PUNCH * PUNCH * ADDRES 	FROM BI		DRESS (BEGA) THRU ENDI
E134 OD E135 OA OO E137 OO OO E139 OO 53 E13B 31 O4	MTAPE1	FCB	\$D,\$A,0,0,	,0,0,'S,'1,4 PUNCH FORMAT
E13D	PUNCH	EQU	*	
E13D 86 12 E13F BD E0 75		LDA A JSR	#\$12 OUTCH	TURN TTY PUNCH ON OUT CHAR
E142 FE A0 02 E145 FF A0 0F E148 B6 A0 05 E148 B0 A0 10 E14E F6 A0 04 E151 F2 A0 0F E154 26 04 E156 81 10 E158 25 02 E15A 86 0F E15C 8B 04		SUB A LDA B SBC B BNE CMP A BCS LDA A	ENDA TW PUN22 #16 PUN23 #15	TEMP BEGINING ADDRESS
E15E B7 A0 11 E161 80 03			MCONT	FRAME COUNT THIS RECORD
E163 B7 A0 OE	* PUNCH	STA A		BYTE COUNT THIS RECORD
E166 CE E1 34		LDX	#MTAPE1	
E169 BD E0 7E			PDATA1	
E16C 5F	* PUNCH	CLR B		ZERO CHECKSUM
E16D CE A0 11		LDX	#MCONT	
E170 8D 25	* PUNCH	BSR	PUNT2	PUNCH 2 HEX CHAR

E172 CE A0 (E175 8D 20 E177 8D 1E E177 8D 1E E177 8D 19 E17C 8D 19 E17C 8D 19 E17E 7A A0 (E181 26 F9 E183 FF A0 (E186 53 E187 37 E188 30 E189 8D 0C E188 33 E18C FE A0 (E18F 09 E190 BC A0 (E193 26 B3 E195 20 9B	* PUNCH)F PUN32)E)F	LDX	PUNT2 TW PUNT2 TEMP PUN32 TW PUNT2 TW ENDA PUN11	PUNCH ONE BYTE (2 FRAMES) DEC BYTE COUNT PUNCH CHECKSUM RESTORE STACK JMP TO CONTRL
E197 EB 00 E199 7E E0 F	PUNT2			E CHECKSUM UPDATE CHECKSUM OUTPUT TWO HEX CHAR AND RTS
E19C 13 E19D 0D E19E 0A 14 E1A0 00 00 E1A2 00 2A E1A4 04	MCLOFF MCL			READER OFF ,0,0,0,'*,4 C/R,L/F,PUNCH
E1A5 FF A0 1 E1A8 CE 80 (E1AB 39	L2 SAV	STX LDX RTS	XTEMP #PIAD	
E1AC 37 E1AD 8D F6 E1AF A6 00 E1B1 2B FC E1B3 6F 02 E1B5 8D 3C E1B7 8D 36 E1B9 C6 04 E1BB E7 02 E1BD 58	*INPUT INEEE IN1		HAR INTO A SAV 0,X IN1 2,X DE DEL #4 2,X	-REGISTER SAVE ACC-B SAV XR LOOK FOR START BIT SET COUNTER FOR HALF BIT TI START TIMER DELAY HALF BIT TIME SET DEL FOR FULL BIT TIME SET UP CNTR WITH 8

E1BE 8D 2F E1CO 0D	IN3	SEC	DEL	WAIT ONE CHAR TIME NARK CON LINE
E1C1 69 00 E1C3 46 E1C4 5A		ROR A DEC B		GET BIT INTO CFF CFF TO AR
E1C5 26 F7 E1C7 8D 26		BNE BSR	IN3 DEL	WAIT FOR STOP BIT
E1C9 84 7F			· · ·	RESET PARITY BIT
E1CB 81 7F E1CD 27 E0		CMP A REO		IF RUBOUT, GET NEXT CHAR
E1CF 20 12		BEQ BRA	IOUT2	GO RESTORE REG
	* OUTPU			
E1D1 37	OUTEEE			SAV BR
E1D2 8D D1	тотш	BSR	SAV	SAV XR
E1D4 C6 0A E1D6 6A 00	1001	LDA B	#\$A 0,X	SET UP COUNTER SET START BIT
E1D8 8D 19		BSR	DE	START TIMER
E1DA 8D 13	OUT1			DELAY ONE BIT TIME
E1DC A7 00				PUT OUT ONE DATA BIT
E1DE OD		SEC	-	SET CARRY BIT
E1DF 46		ROR A		SHIFT IN NEXT BIT
E1E0 5A		DEC B		DECREMENT COUNTER
E1E1 26 F7			OUT1	TEST FOR 0
E1E3 E6 02	IOUT2			TEST FOR STOP BITS
E1E5 58 E1E6 2A 02		ASL B BPL	IOS	SHIFT BIT TO SIGN BRANCH FOR 1 STOP BIT
E1E8 8D 05		BSR		DELAY-FOR STOP BITS
E1EA FE AO 12	IOS	LDX		RES XR
E1ED 33		PUL B		RESTORE BR
E1EE 39		RTS		
E1EF 6D 02 E1F1 2A FC	DEL	TST BPL	2,X DEL	IS TIME UP
E1F3 6C 02	DE	INC	2,X	RESET TIMER
E1F5 6A 02		DEC	2,X	
E1F7 39		RTS		
E1F8 E0 00 E1FA E1 13		FDB FDB	IO SFE	
EIFC E0 05		FDB	POWDWN	
E1FE E0 D0		FDB	START	
A000		ORG	\$A000	
A000	IOV	RMB	2	IO INTERRUPT POINTER
A002	BEGA	RMB	2	BEGINING ADDR PRINT/PUNCH
A004	ENDA	RMB	2	ENDING ADDR PRINT/PUNCH
A006	NIO	RMB	2	NMI INTERRUPT POINTER
A008 A009	SP	RMB RMB	1 1	S-HIGH S-LOW
A009 A00A	CKSM	RMB RMB	1	CHECKSUM
110 011	010011		-	

A00E	3	BYTECT	RMB	1	BYTE (COUNT
A000	7	XHI	RMB	1	XREG I	HIGH
A00I)	XLOW	RMB	1	XREG I	LOW
AOOE	2	TEMP	RMB	1	CHAR (COUNT
AOOF	7	ΤW	RMB	2	TEMP/	
A011	L	MCONT	RMB	1	TEMP	
A012	2	XTEMP	RMB	2	X-REG	TEMP
A014	1		RMB	46		
A042	2	STACK	RMB	1	STACK	POINT

HIGH LOW COUNT (INADD) TEMP STORAGE POINTER

END

NO ERROR(S) DETECTED

SYMBOL TABLE:

BADDR C2	E047 E132	BEGA CHA51	A002 E087	BYTE CHANGE	E055 E085	BYTECT CKSM	A00B A00A	C1 CONTRL	E044 E0E3
DE	E1F3	DEL	E1EF	ENDA	A004	IN1	E1AF	IN1HG	EOBE
IN3	E1BE	INCH	E078	INEEE	E1AC	INHEX	EOAA	IO	E000
IOS	E1EA	IOUT	E1D4	IOUT2	E1E3	IOV	A000	LOAD	EOOA
LOAD11	E02F	LOAD15	E03B	LOAD19	E040	LOAD21	E044	LOAD3	E013
MCL	E19D	MCLOFF	E19C	MCONT	A011	MTAPE1	E134	NIO	A006
OUT1	E1DA	OUT2H	EOBF	OUT2HA	EOC1	OUT2HS	EOCA	OUT4HS	E0C8
OUTCH	E075	OUTEEE	E1D1	OUTHL	E067	OUTHR	E06B	OUTS	EOCC
PDATA1	E07E	pdata2	E07B	PIAD	8004	PIADB	8006	PIAS	8005
PIASB	8007	POWDWN	E005	PRINT	E11F	PUN11	E148	PUN22	E15A
PUN23	E15C	PUN32	E17C	PUNCH	E13D	PUNT2	E197	SAV	E1A5
SFE	E113	SP	A008	STACK	A042	START	EODO	TEMP	AOOE
ΤW	A00F	XHI	A00C	XLOW	A00D	XTEMP	A012		

6.0 MINIBUG REV.4 PROGRAM LISTING

FCF4 FCF5 FE00	* REV 00 ACIACS ACIADA * MINIB	RITE 19' 04 (USEI EQU EQU ORG	73, MOTOROD D WITH MIKI @1176364 ACIACS+1 \$FE00	BUG) ACIA CONTROL/STATUS
FE00 B6 FC F4 FE03 47 FE04 24 FA FE06 B6 FC F5 FE09 84 7F FE0B 81 7F FE0D 27 F1 FE0F 7E FE AE FE12 8D EC	INCH	LDA A ASR A BCC LDA A AND A CMP A BEQ JMP	ACIADA #\$7F #\$7F INCH OUTCH AR	REGISTER RECEIVE NOT READY INPUT CHARACTER RESET PARITY BIT RUBOUT; IGNORE ECHO CHAR
FE14 81 30 FE16 2B 52 FE18 81 39 FE1A 2F 0A FE1C 81 41 FE1E 2B 4A FE20 81 46 FE22 2E 46 FE24 80 07 FE26 39	IN1HG	CMP A BLE CMP A BMI CMP A	C1 #\$39 IN1HG #\$41 C1 #\$46 C1	NOT HEX NOT HEX NOT HEX
FE27 86 D1 FE29 B7 FC F4 FE2C 86 11 FE2E 8D 7E			ACIACS #@21	TURN READER ON
FE30 8D CE FE32 81 53 FE34 26 FA FE36 8D C8 FE38 81 39 FE3A 27 25 FE3C 81 31 FE3E 26 F0 FE40 7F FF 32 FE43 8D 36 FE45 80 02	LOAD3	CMP A BNE BSR A CMP A BEQ CMP A BNE CLR A SUB A	#'S LOAD3 INCH #'9 LOAD21 #'1 LOAD3 CKSM BYTE #2	1ST CHAR NOT (S) READ CHAR 2ND CHAR NOT (1) ZERO CHECKSUM READ BYTE
FE47 B7 FF 33 FE4A 8D 21	* BUILD	ADDRESS BSR	5	BYTE COUNT
FE4C 8D 2D FE4E 7A FF 33		BSR	BYTE BYTECT	

FE51 27 05 FE53 A7 00 FE55 08 FE56 20 F4		STA A INX	Х	ZERO BYTE COUNT STORE DATA
FE587CFF32FE5B27D3FE5D863FFE5F8D4DFE6186B1FE63B7FCF4FE668613FE688D44FE6A7EFEDB	LOAD19 LOAD21	BEQ LDA A BSR LDA A STA A LDA A BSR	LOAD3 #'? OUTCH #\$B1 ACIACS #@23	PRINT QUESTION MARK TURN READER OFF
FE6D 8D 0C FE6F B7 FF 34 FE72 8D 07 FE74 B7 FF 35 FE77 FE FF 34 FE7A 39		BSR STA A BSR STA A	BYTE XHI BYTE XLOW	READ 2 FRAMES (X) ADDRESS WE BUILT
FE7B8D95FE7D48FE7E48FE7F48FE8048FE8116FE828D8EFE84840FFE861BFE8716FE88FBFFS2S2FE8BF7FFS2FE8E39	* INPUT BYTE	BSR A ASL A ASL A ASL A ASL A TAB BSR	INHEX #\$0F) GET HEX CHAR MASK TO 4 BITS
FE8F 8D DC FE91 8D 34 FE93 8D 30 FE95 8D E4 FE97 09 FE98 A7 00 FE9A A1 00 FE9C 26 BF FE9E 20 3B	*CHANGE CHANGE	MEMORY BSR BSR BSR DEX STA A CMP A BNE BRA	(M AAAA DI BADDR OUTS OUT2HS BYTE X X LOAD19 CONTRL	D NN) BUILD ADDRESS PRINT SPACE MEMORY DID NOT CHAMSE
FEA0 44 FEA1 44	OUTHL	LSR A LSR A		OUT HEX LEFT BCD DIGIT

FEA2 44 FEA3 44		LSR A LSR A		
FEA4 84 0F FEA6 8B 30 FEA8 81 39 FEAA 23 02 FEAC 8B 07		AND A ADD A CMP A BLS ADD A	#\$30 #\$39 OUTCH	OUT HEX RIGHT BCD DIGIT
	* OUTPUT		IAR	
FEAE 37 FEAF F6 FC F4 FEB2 57 FEB3 57	OUTC1	PSH B LDA B ASR B ASR B	ACIACS	SAVE B-REG
FEB4 24 F9 FEB6 B7 FC F5 FEB9 33 FEBA 39			OUTC1 ACIADA	XMIT NOT READY OUTPUT CHARACTER RESTORE B-REG
FEBB A6 00 FEBD 8D E1 FEBF A6 00	:		OUTHL	OUTPUT 2 HEX CHAR OUT LEFT HEX CHAR
FEC1 8D E1 FEC3 08 FEC4 39		BSR INX RTS	OUTHR	OUT RIGHT HEX CHAR
FEC5 8D F4 FEC7 86 20 FEC9 20 E3	OUTS	LDA A	OUT2H #\$20 OUTCH	OUTPUT 2 HEX CHAR + SPACE SPACE (BSR & RTS)
			S OF STACE	ζ.
FECB 30 FECC FF FF 30 FECF C6 09	PRINT	CONTENI TSX STX LDA B	S OF STACE SP #9	K. SAVE STACK POINTER
FECC FF FF 30	PRINT PRINT2	TSX STX LDA B	SP #9 OUT2HS	
FECC FF FF 30 FECF C6 09 FED1 8D F2 FED3 5A	PRINT PRINT2	TSX STX LDA B BSR DEC B BNE	SP #9 OUT2HS PRINT2	SAVE STACK POINTER OUT 2 HEX & SPACE
FECC FF FF 30 FECF C6 09 FED1 8D F2 FED3 5A	PRINT PRINT2	TSX STX LDA B BSR DEC B BNE POWER C EQU	SP #9 OUT2HS	SAVE STACK POINTER OUT 2 HEX & SPACE
FECC FF FF 30 FECF C6 09 FED1 8D F2 FED3 5A FED4 26 FB	PRINT PRINT2 * ENTER START * INZ AC	TSX STX LDA B BSR DEC B BNE POWER C EQU IA LDA A	SP #9 OUT2HS PRINT2 PN SEQUENCE	SAVE STACK POINTER OUT 2 HEX & SPACE

FEEO FEE2 FEE4	86	0A		BSR LDA BSR	A	OUTCH #\$A OUTCH	LINE H	FEED
FEE6 FEE9		FE	00	JSR TAB		INCH	READ (CHARACTER
FEEA	8D	DB		BSR		OUTS	PRINT	SPACE
FEEC	C1	4C		CMP	В	#'L		
FEEE	26	03		BNE		*+5		
FEF0	7E	FΕ	27	JMP		LOAD		
FEF3	C1	4D		CMP	В	# ' M		
FEF5	27	98		BEQ		CHANGE		
FEF7	C1	50		CMP	В	#'P		
FEF9	27	D0		BEQ		PRINT	STACK	
FEFB	C1	47		CMP	В	#'G		
FEFD	26	DC		BNE		CONTRL		
FEFF	3B			RTI			GO	

FF00 FF00		ORG RMB	\$FF00 40	
FF28	STACK	RMB	1	STACK POINTER
	* REGIS	TERS FO	R GO	
FF29		RMB	1	CONDITION CODES
FF2A		RMB	1	B ACCUMULATOR
FF2B		RMB	1	A
FF2C		RMB	1	X-HIGH
FF2D		RMB	1	X-LOW
FF2E		RMB	1	P-HIGH
FF2F		RMB	1	P-LOW
FF30	SP	RMB	1	S-HIGH
FF31		RMB	1	S-LOW
	* END R	EGISTER	S FOR GO	
FF32	CKSM	RMB	1	CHECKSUM
FF33	BYTECT	RMB	1	BYTE COUNT
FF34	XHI	RMB	1	XREG HIGH
FF35	XLOW	RMB	1	XREG LOW
		END		

NO ERROR(S) DETECTED

SYMBOL TABLE:

ACIACS	FCF4	ACIADA	FCF5	BADDR	FE6D	BYTE	FE7B	BYTECT	FF33
C1	FЕбА	CHANGE	FE8F	CKSM	FF32	CONTRL	FEDB	IN1HG	FE26
INCH	FEOO	INHEX	FE12	LOAD	FE27	LOAD11	FE4C	LOAD15	FE58
LOAD19	FE5D	LOAD21	FE61	LOAD3	FE30	OUT2H	FEBB	OUT2HS	FEC5
OUTC1	FEAF	OUTCH	FEAE	OUTHL	FEA0	OUTHR	FEA4	OUTS	FEC7
PRINT	FECB	PRINT2	FED1	SP	FF30	STACK	FF28	START	FED6
XHI	FF34	XLOW	FF35						