

APPENDIX

1. Basic Information on Circuitry	
1.1 Table of Binary Code	A- 1
1.2 Transistors and Color Code.....	A- 2
1.3 Circuit Symbols.....	A- 3
2. ICs	
2.1 Table of Main ICs.....	A- 6
2.2 ICs	A- 7
3. Serial-Parallel Conversion	
3.1 Parallel to Serial Conversion	A-22
3.2 Serial to Parallel Conversion	A-22
4. Main Circuit Signals	
4.1 Enable.....	A-23
4.2 Address Strobe	A-23
4.3 Address/Data Bus	A-23
4.4 LCD Chip Select	A-24
4.5 LCD Shift Clock (SCK).....	A-24
4.6 Clock Pulse for Clock.....	A-24
4.7 KSC	A-25
4.8 Key Input Control	A-25
4.9 $\overline{\text{KB REQUEST}}$	A-25
4.10 Cassette Write Waveform.....	A-26
4.11 Cassette Read Waveform.....	A-26
4.12 Cassette Read Waveform.....	A-26
4.13 Microcassette Read Waveform.....	A-27
4.14 Microcassette Read Waveform.....	A-27
4.15 Microcassette Tachogenerator Output.....	A-27

1. Basic Information on Circuitry


1.1 Table of Binary code

		DECIMAL						
A 15	8	3	2	7	6	8	32 K	1000 ~ F000
A 14	4	1	6	3	8	4	16 K	
A 13	2		8	1	9	2	8 K	
A 12	1		4	0	9	6	4 K	
A 11	8		2	0	4	8	2 K	100 ~ F00
A 10	4		1	0	2	4	1 K	
A 9	2			5	1	2		
A 8	1			2	5	6		
A 7	8			1	2	8		10 ~ F0
A 6	4				6	4		
A 5	2				3	2		
A 4	1				1	6		
A 3	8					8		0 ~ F
A 2	4					4		
A 1	2					2		
A 0	1					1		

Decimal	HEX	(Bit) Binary	Decimal	HEX	(Bit) Binary	Decimal	HEX	(Bit) binary
0	0	0000	6	6	0110	12	C	1100
1	1	0001	7	7	0111	13	D	1101
2	2	0010	8	8	1000	14	E	1110
3	3	0011	9	9	1001	15	F	1111
4	4	0100	10	A	1010	16	10	10000
5	5	0101	11	B	1011	17	11	10001


1.2 Transistors and Color Code

(1) Transistors



PNP Transistor


Turned on when the base (B) is at low level.



NPN Transistor

Turned on when the base (B) is at high level.

(2) Color markings of resistors and capacitors




Color	Error
Gold	$\pm 5\%$
Silver	$\pm 10\%$
Non-colored	$\pm 20\%$

Color	First color zone	Second color zone	Third color zone
Black	0	0	10^0
Brown	1	1	10^1
Red	2	2	10^2
Orange	3	3	10^3
Yellow	4	4	10^4
Green	5	5	10^5
Blue	6	6	10^6
Purple	7	7	10^7
Grey	8	8	10^8
White	9	9	10^9
Gold	-	-	10^{-1}
Silver	-	-	10^{-2}


1.3 Circuit Symbols

(1) AND circuit (H: High level, L: Low level)



Truth Table

Input		Output
A	B	C
L	L	L
H	L	L
L	H	L
H	H	H



Truth Table


Input		Output
A	B	C
L	L	L
H	L	L
L	H	H
H	H	L




Truth Table

Input		Output
A	B	C
L	L	H
H	L	L
L	H	H
H	H	H

(Concept of AND Circuit)




(2) OR circuit




Truth Table

Input		Output
A	B	C
L	L	L
H	L	H
L	H	H
H	H	H



Truth Table


Input		Output
A	B	C
L	L	H
H	L	H
L	H	L
H	H	H






Truth Table

Input		Output
A	B	C
L	L	H
H	L	L
L	H	H
H	H	H

(Concept of OR Circuit)



(3) Logics of AND circuit and OR circuit



Truth Table

Input		Output
A	B	C
L	L	L
H	L	H
L	H	H
H	H	H



Truth Table

Input		Output
A	B	C
L	L	L
H	L	H
L	H	L
H	H	L

Truth Table

Input		Output
A	B	C
L	L	H
H	L	H
L	H	L
H	H	H

(4) Inverter circuit




Input	Output
A	B
L	H
H	L


Input	Output
A	B
L	H
H	L

Input	Output
A	B
L	L
H	H

Note: The circle in the symbol indicates the open collector type.



(5) Flip-flop




Truth Table

	Input				Output	
	A	B	C	D	Q	\bar{Q}
1	L	H	×	×	H	L
2	H	L	×	×	L	H
3	L	L	×	×	H*	H*
4	H	H	L→H	H	H	L
5	H	H	L→H	L	L	H
6	H	H	L	H	H	L
7	H	H	L	L	L	H

* Temporary state

(6) Decoder




	Input				Output							
	A	B	C	D	E	F	G	H	I	J	K	L
1	—	—	—	L	L	L	L	L	L	L	L	L
2	L	L	L	H	H	L	L	L	L	L	L	L
3	H	L	L	H	L	H	L	L	L	L	L	L
4	L	H	L	H	L	L	H	L	L	L	L	L
5	H	H	L	H	L	L	L	H	L	L	L	L
6	L	L	H	H	L	L	L	L	H	L	L	L
7	H	L	H	H	L	L	L	L	L	H	L	L
8	L	H	H	H	L	L	L	L	L	L	H	L
9	H	H	H	H	L	L	L	L	L	L	L	H

2. IC

2.1 Table of Main ICs

Name	Part Code	Type	Location of Use
6301	X40006310	CPU (Main CPU)	8G
6301 (MASK)	Y201800301	CPU (Slave CPU)	6D
M16010C'	X400004491	RAM (2K byte)	13C ~ 16C, 12G ~ 15G
MB3761	X440167610	OP AMP	2B
TL497	X440034970	Switching voltage regulator	3A
TD62504	X440045040	Driver (Transistor array)	7E
HD75188	X440751880	Line driver (for RS-232C)	6B
HD75189	X440751890	Line receiver (for RS-232C)	7B
TC4016BP	X460401600	Two-way switch	2F, 4D
TC4049BP	X460404900	Converter	2C, 7C, 11H
TC4068BP	X460406800	8-input NAND	1G
TC4093BP	X460409300	2-input NAND	6C
TC4011UBP	X460401101	2-input NAND	5F
TC4049UBP	X460404902	Converter	7C, 8D
TC40H000	X460400004	2-input NAND	1E, 5D, 8E
TC40H002	X460400204	2-input NOR	1F, 3E, 4F
TC40H004	X460400404	HEX INVERTER	3F, 4E, 5E, 11G
TC40H010	X460401004	3-input NAND	2E
TC40H074	X460407404	Flip-flop	10H
TC40H138	X460413804	Decoder	9E, 15D, 16D, 16G
TC40H166	X460416604	Shift register	10G
TC40H273	X460427304	Flip-flop	5G, 9G
TC40H367	X460436704	3-input buffer	3G, 4G
TC40H373	X460437304	Latch	16E
TD6303F	X440043030	Motor control	Microcassette IC1

2.2 ICs
(1) 6301



The HX-20 employs a 2.4576 MHz crystal oscillator, whose output frequency is divided into one quarter by an internal circuit, i.e., 614.4 kHz (about every 1.63 μ sec.), which drives the HX-20.

The main CPU operates in the expanded multiplex mode, while the slave CPU operates in the single chip mode. Thus, the ports are used as shown below.

Port	Main CPU	Slave CPU
Port 1	Parallel I/O terminal	I/O terminal
Port 2	Serial I/O terminal	I/O terminal
Port 3	Address/data terminal	I/O terminal
Port 4	Address terminal	I/O terminal

Main CPU6301 (8G)

Pin No.	Port	Direction	Meaning
1	G	——	GND
2	X TAL	In	Oscillator input 2.4576 MHz
3	EX TAL	In	Oscillator input 2.4576 MHz
4	NMI	In	Non-mask interrupt Low: Interrupt
5	IRQ	In	I/O request Low: On
6	RS	In	Reset signal
7	S.T.B.	-	Unused
8	20	In	Bar code reader data line
9	21	Out	RS232C TX (transmitting data)
10	22	Out	Serial select Low: Peripheral High: Slave 63d
11	23	In	Slave 6301 serial (RX)
12	24	Out	Slave 6301 serial (TX)
13	10	In	Data set ready (DSR) Low: On
14	11	In	Clear to send (CTS) Low: On
15	12	Out	Slave CPU R/W control
16	13	In	External port interrupt Low: Interrupt
17	14	In	Power abnormal (PWA) (IRQ1) Low: Interrupt
18	15	In	Keyboard interrupt (IRQ1) Low: Interrupt
19	16	In	Peripheral status (Serial option) Low: On
20	17	In	Cartridge option flag Low: ROM High: μ CASSETTE

Main CPU 6301 (8G)

Pin No.	Port	Direction	Meaning
21	Vcc		+5V
22	A15	Out	<u>Address bus</u>
23	A14	Out	
24	A13	Out	
25	A12	Out	
26	A11	Out	
27	A10	Out	
28	A9	Out	
29	A8	Out	
30	DA7	In/Out	<u>Data address bus</u>
31	DA6	In/Out	
32	DA5	In/Out	
33	DA4	In/Out	
34	DA3	In/Out	
35	DA2	In/Out	
36	DA1	In/Out	
37	DA0	In/Out	↓
38	R/ \overline{W}	Out	<u>Read/write</u>
39	AS	Out	Address strobe
40	E	Out	ENABLE


Slave CPU 6301 (6D)

Pin No.	Port	Direction	Meaning	
1	G	-	GND	
2	X TAL	In	Oscillator input 2.4576 (MHz)	
3	EX TAL	In	Oscillator input 2.4576 (MHz)	
4	NM1	In	Non-mask interrupt	Low: ON
5	IRQ	-	Unused	
6	\bar{R}	In	Request signal	
7	STB	-	Unused	
8	20	In	RS-232C (RX) receiving data	Microcassette LOW: READ DATA HIGH: WRITE ENABLE
9	21	Out	Microcassette internal clock	Write data
10	22	In	Serial select	LOW: BRAKE HIGH: NORMAL
11	23	In	Serial data (RX)	
12	24	Out	Serial data (TX)	
13	10	Out	Printer head 1	LOW: OFF HIGH: ON
14	11	Out	Printer head 2	↓
15	12	Out	Printer head 3	
16	13	Out	Printer head 4	
17	14	Out	Printer Motor	
18	15	Out	Speaker	LOW: OFF HIGH: ON
19	16	In	Printer reset pulse	
20	17	In	Printer timing pulse	


Slave CPU 6301 (6D)

Pin No.	Port	Direction	Meaning	
21	Vcc	-	+5V	
22	47	In	Carrier detect	Low: Carrier detected High: Not detected
23	46	Out	Rom cartridge select	Microcassette clock Low: Counter High: Head switch
24	45	Out	Cassette/RS-232C select	Low: RS232-C High: Microcassette
25	44	Out	ROM address counter clear	Clock
26	43	Out	ROM cartridge power switch Low: Off High: On	Microcassette command
27	42		Clear shift register	Microcassette power switch Low: Off High: On
28	41	Out	Port enable always on	Printer motor control Low: Open High: Brake
29	40	In	PLUG 2	
30	37	Out	Program power on/off	LOW: Off High: On
31	36	Out	RS-232 power on	Low: Off High: On
32	35	Out	Bar code on/off	Low: On High: Off
33	34	Out	Slave status flag	
34	33	Out	External cassette write data	
35	32	In	External cassette read data	
36	31	Out	Request to send (RTS)	
37	30	Out	External cassette remote on/off	Low: On High: Off
38	-	-	Unused	
39	SC1	-	Unused	
40	-	-	Unused	


(2) MB 3761



(3) TL 497




(4) TD 62504




(Pin 9: Not used)

(5) 75188




(Pin 1: Vcc, 7 : GND)

(6) 75189




(Pin 7: GND, 14: Vcc)

(7) TC 4016




(8) 4049




(Pin 8: GND, 1 : Vcc, 13/16 Unused)

(9) 4068




(Pin 7: GND, 14: Vcc, 1/6/8: Unused)

(10) 4093




(11) TC 4011BP




(Pin 7: V_{SS}, 14: V_{DD})

(12) 40H000P




(Pin 7: GND, 14: V_{DD})

(13) 40H002P




(Pin 7: GND, 14: V_{DD})

(14) 40H004P




(Pin 7: GND, 14: V_{DD})

(15) 40H010P




(Pin 7: GND, 14: V_{DD})

(16) 40H074P




(D MODE) \overline{CL} and \overline{PR} at high level




t_n	t_{n+1}	Output
D	\overline{Q}	Q
H	L	H
L	H	L

(17) 40H138




Input						Output							
Gate			A	B	C	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
G1	G2A	G2B											
L	—	—	—	—	—	H	H	H	H	H	H	H	H
—	H	—	—	—	—	H	H	H	H	H	H	H	H
—	—	H	—	—	—	H	H	H	H	H	H	H	H
H	L	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	H	L	L	H	L	H	H	H	H	H	H
H	L	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	L	L	H	H	H	H	L	H	H	H	H
H	L	L	H	L	H	H	H	H	H	L	H	H	H
H	L	L	L	H	H	H	H	H	H	H	L	H	H
H	L	L	H	H	H	H	H	H	H	H	H	L	H

(18) 40H166




INPUTS					OUTPUTS				FUNCTION MODE	
$\overline{\text{CLEAR}}$	SHIFT/LOAD	CLOCK INHIBIT	CLOCK	SERIAL INPUT	PARALLEL INPUT		INTERNAL			
					A	H	Q A	Q B	Q H	
L	*	*	*	*	*	*	L	L	L	Clear
H	H	L	↑	L	*	*	L	Q_{An}	Q_{Gn}	Shift
H	H	L	↑	H	*	*	H	Q_{An}	Q_{Gn}	
H	L	L	↑	*	L	L	L	P_{INB}	L	Parallel Load
H	L	L	↑	*	L	H	L	P_{INB}	H	
H	L	L	↑	*	H	L	H	P_{INB}	L	
H	L	L	↑	*	H	H	H	P_{INB}	H	
H	*	H	*	*	*	*	Q_{A0}	Q_{B0}	Q_{H0}	Hold
H	*	*	↓	*	*	*	Q_{A0}	Q_{B0}	Q_{H0}	No change


(19) 40H166



H273




(20) 40H367




(Pin 8: GND, 16: V_{DD})

H373





(Pin 10: V_{SS}, 20: V_{DD})

(21) TD6303F



3. Serial – Parallel Conversion

The HX-20 converts data program-wise. The concept of serial \leftrightarrow parallel conversion using the hardware shown below is explained.



Data conversion from serial to parallel and vice versa is necessary for reducing the number of communication lines in data transfer.

Serial-parallel conversion performed by the above circuit is briefly explained on the next page.

3.1 Parallel to Serial Conversion (Add start and stop bits.)


After the flip-flop circuit is reset by a reset signal, parallel data is read into FF '1' to FF '8' by a data load signal.

Then, the data is shifted bit by bit at the timing of NOT DATA LOAD and SHIFT CLOCK, and these bits are output to SERIAL DATA OUT. In performing this operation, it is necessary to add a start bit and a stop bit to the data.

3.2 Serial to Parallel Conversion

After resetting the flip-flop with a reset signal, the serial data bits coming from SERIAL DATA IN are set into FF '1', and are shifted bit by bit at the SHIFT CLOCK timing.

After shifting 1 byte of data bits, the bits are read out to the parallel data line by a read signal. In this conversion operation, the start bit and stop bit are separated from the data.



(Serial conversion)


4. Main Circuit Signals

4.1 Enable Signal (E)

POINT IC 8G PIN 40
VOLTAGE 2.0V DC/DIV
SWEEP 0.5 μ sec.

A system clock with a period of 1.6 μ sec

*A pulse waveform is always output if power is on.




4.2 Address Strobe Signal (AS)

POINT IC 8G PIN39
VOLTAGE 2.0V DC/DIV
SWEEP 0.5 μ sec.

This signal is output every 1.6 μ sec.

*A pulse waveform is always output if power is on.




4.3 Address/Data Bus Signal

POINT IC 8G PIN37
VOLTAGE 2.0V DC/DIV
SWEEP 1.0 μ sec.

Address/data buses are not constant depending on the program command and data being executed.


* Normally high level



4.4 LCD Chip Select Signal (CS)

POINT IC 16G PIN 14
VOLTAGE 2.0V DC/DIV
SWEEP 2.0 μ sec


*Normally high level



4.5 LCD Shift Clock Signal (SCK)

POINT IC 11H PIN2
VOLTAGE 2.0V DC/DIV
SWEEP 2.0 μ sec.


*Normally high level



4.6 Clock Pulse for Clock

POINT IC 6G PIN2
VOLTAGE 2.0V DC/DIV
SWEEP 10 μ sec.


*Normally a pulse waveform



4.7 KSC Signal

POINT IC 5G PIN5
VOLTAGE 2.0V DC/DIV
SWEEP 0.2 msec


*Normally low level



4.8 Key Input Control Signal

POINT IC 6C PIN13
VOLTAGE 2.0V DC/DIV
SWEEP 50 μ sec.


*Normally low level



4.9 $\overline{\text{KB REQUEST}}$ Signal

POINT IC 8G PIN18
VOLTAGE 2.0V DC/DIV
SWEEP 50 μ sec.

*Normally high level




4.10 Cassette Write Waveform Slave Output

POINT IC 6D PIN 33
VOLTAGE 2.0V DC/DIV
SWEEP 0.5 msec

Bit on where pulse is wide; bit off where pulse is narrow

*Normally low level




4.11 Cassette Read Waveform

POINT IC 8D PIN7
VOLTAGE 2.0V AC/DIV
SWEEP 0.5 msec.

All bits are off. When bit is on, pulse width is twice as large.

*Normally high level




4.12 Cassette Read Waveform

POINT IC 8D PIN6
VOLTAGE 2.0V DC/DIV
SWEEP 0.5 msec.


This is a shaped version of the above input to IC 8D Pin 7.

*Normally low level




4.13 Microcassette Read Waveform

	CH1	CH2
POINT	IC4 PIN1	IC4 PIN2
VOLTAGE	2.0V DC/DIV	0.5V DC/DIV
SWEEP	0.1 msec	0.1 msec



4.14 Microcassette Read Waveform


	CH1	CH2
POINT	IC4 PIN1	IC4 PIN2
VOLTAGE	2.0V DC/DIV	2.0V DC/DIV
SWEEP	0.1 msec.	0.1 msec.




4.15 Tachogenerator Output

POINT	R16
VOLTAGE	0.2V AC/DIV
SWEEP	1.0 msec.

This signal has a period of 400 Hz. In case of no speed control (REW/FF), the period increases to more than 400 Hz and the waveform to about 1.5 Vp-p.






CN1 SERIAL


CN2 RS-232

SW2 BAR CODE

CN8 CARTRIDGE OPTION


CN6 M-160 P






EPSON M U


(MOSU BOARD COMPONENT SIDE V)




EPSON MOSU BOARD
UNIT Y20I20200000




COMPONENT SIDE VIEW)



(MOSU BOARD REAR SIDE)



BOARD REAR SIDE VIEW)



1 14 11 12 9 8 13 10 7


CN1 (TO KEY BOARD)

E

F


G

H



HC(X)-20 LCD
 UNIT No. Y201502000

TO KEY BOARD CONNECTOR (CN3)




CN2 (TO MOSU BOARD CN4)

NOT USED


5 x 8

PW SW

W 3





**HC(X)-20 KEY BOARD
UNIT No. Y201501000**



1
2
3
4
5
6
7
8

CN1
VE 7
SLAVE P42 PWSW (C0) 6
SLAVE P43 GND 11 TP4
SLAVE P44 CMMND (C1) 5
CLK (C2) 4
VL 12
SLAVE P46 CNT/HSW 2
SLAVE P20 RD/WE 1
MAIN P17 MCMT/CNT 8
SLAVE P21 WDO 3





- RLD +
- RLD -
- E + (ORANGE)
- E - (BLUE)

- HPM + (RED)
- HPM - (BLACK)

- M + (RED)
- M - (BLACK)


- FG I (ORANGE)
- FG II (ORANGE)

- HSW I (BROWN)
- HSW II (BROWN)


- WE I
- WE II

- ORPH + (PINK)



- ORPH - (WHITE)



HC(X)-20 μMCT
UNIT No. Y202210000
(Y202209000)




M5C 6847 P-1



USAGE LOCATION	IC TYPE	USAGE LOCATION	IC TYPE
1C	M51342P	5C	40H245P
2C	M506847P	5D	2016P
3B 8A	4049UBP	6A	40H008P
3C	40H244P	6B	40H373P
3D 5B	40H004P	6C	40H367P
4A	40H000P	7A	74LS92P
4B	40H074P	7B	63011CA
4C	D2732D	9A	SN75189
4D	40H193P	10A	SN75188
5A	74LS32		

HC(X)-20 TVA BOARD
UNIT NO. Y202203200

1
2
3
4
5
6
7
8



EPSON

EPSON CORPORATION
BUSINESS & INDUSTRIAL INSTRUMENT DIVISION

EPSON OVERSEAS MARKETING LOCATIONS

EPSON AMERICA, INC. (L.A.)

3415 Kashiwa Street, Torrance, CA. 90505 U.S.A.
Phone: (213) 539-9140 Telex: 182412

EPSON DEUTSCHLAND GmbH

Am Seestern 24 4000 Düsseldorf 11, F.R. Germany
Phone: 0211-5961001 Telex: 8584786

EPSON U.K. LTD.

Dorland House, 1F 388 High Road, Wembley London
Phone: (01) 900-0466/9 Telex: 8814169

EPSON CORPORATION SINGAPORE REPRESENTATIVE OFFICE

Suite 813, 8th Floor, World Trade Centre
No1, Maritime Square Telok Blangah Road, Singapore 0409
Phone: 2786071/2 Telex: RS39536
