

A

ASCII Character Set

Dec	Hex	ASCII	Dec	Hex	ASCII	Dec	Hex	ASCII	Dec	Hex	ASCII
00 ₁₀	00 ₁₆	NUL	32 ₁₀	20 ₁₆	SP	64 ₁₀	40 ₁₆	@	96 ₁₀	60 ₁₆	'
01 ₁₀	01 ₁₆	SOH	33 ₁₀	21 ₁₆	!	65 ₁₀	41 ₁₆	A	97 ₁₀	61 ₁₆	a
02 ₁₀	02 ₁₆	STX	34 ₁₀	22 ₁₆	"	66 ₁₀	42 ₁₆	B	98 ₁₀	62 ₁₆	b
03 ₁₀	03 ₁₆	ETX	35 ₁₀	23 ₁₆	#	67 ₁₀	43 ₁₆	C	99 ₁₀	63 ₁₆	c
04 ₁₀	04 ₁₆	EOT	36 ₁₀	24 ₁₆	\$	68 ₁₀	44 ₁₆	D	100 ₁₀	64 ₁₆	d
05 ₁₀	05 ₁₆	ENQ	37 ₁₀	25 ₁₆	%	69 ₁₀	45 ₁₆	E	101 ₁₀	65 ₁₆	e
06 ₁₀	06 ₁₆	ACK	38 ₁₀	26 ₁₆	&	70 ₁₀	46 ₁₆	F	102 ₁₀	66 ₁₆	f
07 ₁₀	07 ₁₆	BEL	39 ₁₀	27 ₁₆	'	71 ₁₀	47 ₁₆	G	103 ₁₀	67 ₁₆	g
08 ₁₀	08 ₁₆	BS	40 ₁₀	28 ₁₆	(72 ₁₀	48 ₁₆	H	104 ₁₀	68 ₁₆	h
09 ₁₀	09 ₁₆	HT	41 ₁₀	29 ₁₆)	73 ₁₀	49 ₁₆	I	105 ₁₀	69 ₁₆	i
10 ₁₀	0A ₁₆	LF	42 ₁₀	2A ₁₆	*	74 ₁₀	4A ₁₆	J	106 ₁₀	6A ₁₆	j
11 ₁₀	0B ₁₆	VT	43 ₁₀	2B ₁₆	+	75 ₁₀	4B ₁₆	K	107 ₁₀	6B ₁₆	k
12 ₁₀	0C ₁₆	FF	44 ₁₀	2C ₁₆	,	76 ₁₀	4C ₁₆	l	108 ₁₀	6C ₁₆	l
13 ₁₀	0D ₁₆	CR	45 ₁₀	2D ₁₆	-	77 ₁₀	4D ₁₆	M	109 ₁₀	6D ₁₆	m
14 ₁₀	0E ₁₆	SO	46 ₁₀	2E ₁₆	.	78 ₁₀	4E ₁₆	N	110 ₁₀	6E ₁₆	n
15 ₁₀	0F ₁₆	SI	47 ₁₀	2F ₁₆	/	79 ₁₀	4F ₁₆	O	111 ₁₀	6F ₁₆	o
16 ₁₀	10 ₁₆	DLE	48 ₁₀	30 ₁₆	0	80 ₁₀	50 ₁₆	P	112 ₁₀	70 ₁₆	p
17 ₁₀	11 ₁₆	DC1	49 ₁₀	31 ₁₆	1	81 ₁₀	51 ₁₆	Q	113 ₁₀	71 ₁₆	q
18 ₁₀	12 ₁₆	DC2	50 ₁₀	32 ₁₆	2	82 ₁₀	52 ₁₆	R	114 ₁₀	72 ₁₆	r
19 ₁₀	13 ₁₆	DC3	51 ₁₀	33 ₁₆	3	83 ₁₀	53 ₁₆	S	115 ₁₀	73 ₁₆	s
20 ₁₀	14 ₁₆	DC4	52 ₁₀	34 ₁₆	4	84 ₁₀	54 ₁₆	T	116 ₁₀	74 ₁₆	t
21 ₁₀	15 ₁₆	NAK	53 ₁₀	35 ₁₆	5	85 ₁₀	55 ₁₆	U	117 ₁₀	75 ₁₆	u
22 ₁₀	16 ₁₆	SYN	54 ₁₀	36 ₁₆	6	86 ₁₀	56 ₁₆	V	118 ₁₀	76 ₁₆	v
23 ₁₀	17 ₁₆	ETB	55 ₁₀	37 ₁₆	7	87 ₁₀	57 ₁₆	W	119 ₁₀	77 ₁₆	w
24 ₁₀	18 ₁₆	CAN	56 ₁₀	38 ₁₆	8	88 ₁₀	58 ₁₆	X	120 ₁₀	78 ₁₆	x
25 ₁₀	19 ₁₆	EM	57 ₁₀	39 ₁₆	9	89 ₁₀	59 ₁₆	Y	121 ₁₀	79 ₁₆	y
26 ₁₀	1A ₁₆	SUB	58 ₁₀	3A ₁₆	:	90 ₁₀	5A ₁₆	Z	122 ₁₀	7A ₁₆	z
27 ₁₀	1B ₁₆	ESC	59 ₁₀	3B ₁₆	;	91 ₁₀	5B ₁₆	[123 ₁₀	7B ₁₆	{
28 ₁₀	1C ₁₆	FS	60 ₁₀	3C ₁₆	<	92 ₁₀	5C ₁₆	\	124 ₁₀	7C ₁₆	
29 ₁₀	1D ₁₆	GS	61 ₁₀	3D ₁₆	=	93 ₁₀	5D ₁₆]	125 ₁₀	7D ₁₆	}
30 ₁₀	1E ₁₆	RS	62 ₁₀	3E ₁₆	>	94 ₁₀	5E ₁₆	^	126 ₁₀	7E ₁₆	~
31 ₁₀	1F ₁₆	US	63 ₁₀	3F ₁₆	?	95 ₁₀	5F ₁₆	_	127 ₁₀	7F ₁₆	DEL



B

Hexadecimal/Decimal Conversion

The following table lists the decimal value for each possible hexadecimal value in each byte of a longword. The following sections contain instructions to use the table to convert hexadecimal numbers to decimal and decimal numbers to hexadecimal.

Hexadecimal to Decimal Conversion Table

8		7		6		5		4		3		2		1	
HEX	DEC	HEX	DEC	HEX	DEC	HEX	DEC	HEX	DEC	HEX	DEC	HEX	DEC	HEX	DEC
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	268,435,456	1	16,777,216	1	1,048,576	1	65,536	1	4,096	1	256	1	16	1	1
2	536,870,912	2	33,554,432	2	2,097,152	2	131,072	2	8,192	2	512	2	32	2	2
3	805,306,368	3	50,331,648	3	3,145,728	3	196,608	3	12,288	3	768	3	48	3	3
4	1,073,741,824	4	67,108,864	4	4,194,304	4	262,144	4	16,384	4	1,024	4	64	4	4
5	1,342,177,280	5	83,886,080	5	5,242,880	5	327,680	5	20,480	5	1,280	5	80	5	5
6	1,610,612,736	6	100,663,296	6	6,291,456	6	393,216	6	24,576	6	1,536	6	96	6	6
7	1,879,048,192	7	117,440,512	7	7,340,032	7	458,752	7	28,672	7	1,792	7	112	7	7
8	2,147,483,648	8	134,217,728	8	8,388,608	8	524,288	8	32,768	8	2,048	8	128	8	8
9	2,415,919,104	9	150,994,944	9	9,437,184	9	589,824	9	36,864	9	2,304	9	144	9	9
A	2,684,354,560	A	167,772,160	A	10,485,760	A	655,360	A	40,960	A	2,560	A	160	A	10
B	2,952,790,016	B	184,549,376	B	11,534,336	B	720,896	B	45,056	B	2,816	B	176	B	11
C	3,221,225,472	C	201,326,592	C	12,582,912	C	786,432	C	49,152	C	3,072	C	192	C	12
D	3,489,660,928	D	218,103,808	D	13,631,488	D	851,968	D	53,248	D	3,328	D	208	D	13
E	3,758,096,384	E	234,881,024	E	14,680,064	E	917,504	E	57,344	E	3,584	E	224	E	14
F	4,026,531,840	F	251,658,240	F	15,728,640	F	983,040	F	61,440	F	3,840	F	240	F	15

ZK-2013-GE

B.1 Hexadecimal to Decimal

For each integer position of the hexadecimal value, locate the corresponding column integer and record its decimal equivalent in the conversion table. Add the decimal equivalent to obtain the decimal value.

For example:

```

D0500AD0 (hex) = ? (dec)
D0000000 = 3,489,660,928
 500000 = 5,242,880
  A00 = 2,560
   D0 = 208
D0500AD0 = 3,494,906,576

```

Hexadecimal/Decimal Conversion

B.2 Decimal to Hexadecimal

B.2 Decimal to Hexadecimal

To determine the hexadecimal equivalent of a given decimal value, perform the following steps:

- 1 In the conversion table, locate the largest decimal value that does not exceed the decimal number to be converted.
- 2 Record the hexadecimal equivalent, followed by the number of zeros that corresponds to the integer column minus 1.
- 3 Subtract the table decimal value from the decimal number to be converted.
- 4 Repeat steps 1 to 3 until the subtraction balance equals zero. Add the hexadecimal equivalents to obtain the hexadecimal value.

For example:

22,466 (dec)	= ? (hex)	
20,480	= 5000	22,466
1,792	= 700	-20,480
192	= C0	
2	= 2	1,986
		- 1,792
22,466	= 57C2	
		194
		- 192
		2
		- 2
		0

B.3 Powers of 2 and 16

This section lists the decimal values of powers of 2 and 16. These values are useful in converting decimal numbers to hexadecimal.

Powers of 2		Powers of 16	
2**n	n	16**n	n
256	8	1	0
512	9	16	1
1024	10	256	2
2048	11	4096	3
4096	12	65536	4
8192	13	1048576	5
16384	14	16777216	6
32768	15	268435456	7
65536	16	4294967296	8
131072	17	68719476736	9
262144	18	1099511627776	10
524288	19	17592186044416	11
1048576	20	281474976710656	12
2097152	21	4503599627370496	13
4194304	22	72057594037927936	14
8388608	23	1152921504606846976	15
16777216	24		

C

VAX MACRO Assembler Directives and Language Summary

This appendix summarizes the general assembler and macro directives (in alphabetical order), special characters, unary operators, binary operators, and addressing modes.

C.1 Assembler Directives

Table C-1 summarizes the VAX MACRO assembler directives:

Table C-1 Assembler Directives

Format	Operation
.ADDRESS address-list	Stores successive longwords of address data
.ALIGN keyword[,expression]	Aligns the location counter to the boundary specified by the keyword
.ALIGN integer[,expression]	Aligns location counter to the boundary specified by (2 ^{integer})
.ASCIC string	Stores the ASCII string (enclosed in delimiters), preceded by a count byte
.ASCID string	Stores the ASCII string (enclosed in delimiters), preceded by a string descriptor
.ASCII string	Stores the ASCII string (enclosed in delimiters)
.ASCIZ string	Stores the ASCII string (enclosed in delimiters) followed by a 0 byte
.BLKA expression	Reserves longwords of address data
.BLKB expression	Reserves bytes for data
.BLKD expression	Reserves quadwords for double-precision floating-point data
.BLKF expression	Reserves longwords for single-precision floating-point data
.BLKG expression	Reserves quadwords for floating-point data
.BLKH expression	Reserves octawords for extended-precision floating-point data
.BLKL expression	Reserves longwords for data
.BLKO expression	Reserves octawords for data
.BLKQ expression	Reserves quadwords for data

(continued on next page)

VAX MACRO Assembler Directives and Language Summary

C.1 Assembler Directives

Table C-1 (Cont.) Assembler Directives

Format	Operation
.BLKW expression	Reserves words for data
.BYTE expression-list	Generates successive bytes of data; each byte contains the value of the specified expression
.CROSS	Enables cross-referencing of all symbols
.CROSS symbol-list	Cross-references specified symbols
.DEBUG symbol-list	Makes symbol names known to the debugger
.DEFAULT DISPLACEMENT, keyword	Specifies the default displacement length for the relative addressing modes
.D_FLOATING literal-list	Generates 8-byte double-precision floating-point data
.DISABLE argument-list	Disables functions specified in argument-list
.DOUBLE literal-list	Equivalent to .D_FLOATING
.DSABL argument-list	Equivalent to .DISABLE
.ENABL argument-list	Equivalent to .ENABLE
.ENABLE argument-list	Enables functions specified in argument-list
.END [symbol]	Indicates logical end of source program; optional symbol specifies transfer address
.ENDC	Indicates end of conditional assembly block
.ENDM [macro-name]	Indicates end of macro definition
.ENDR	Indicates end of repeat block
.ENTRY symbol [,expression]	Procedure entry directive
.ERROR [expression] ;comment	Displays specified error message
.EVEN	Ensures that the current location counter has an even value (adds 1 if it is odd)
.EXTERNAL symbol-list	Indicates specified symbols are externally defined
.EXTRN symbol-list	Equivalent to .EXTERNAL
.F_FLOATING literal-list	Generates 4-byte single-precision floating-point data
.FLOAT literal-list	Equivalent to .F_FLOATING
.G_FLOATING literal-list	Generates 8-byte G_floating-point data

(continued on next page)

VAX MACRO Assembler Directives and Language Summary

C.1 Assembler Directives

Table C-1 (Cont.) Assembler Directives

Format	Operation
.GLOBAL symbol-list	Indicates specified symbols are global symbols
.GLOBL	Equivalent to .GLOBAL
.H_FLOATING literal-list	Generates 16-byte extended-precision H_floating-point data
.IDENT string	Provides means of labeling object module with additional data
.IF condition [,] argument(s)	Begins a conditional assembly block of source code, which is included in the assembly only if the stated condition is met with respect to the arguments specified
.IFF	Equivalent to .IF_FALSE
.IF_FALSE	Appears only within a conditional assembly block; begins block of code to be assembled if the original condition tests false
.IFT	Equivalent to .IF_TRUE
.IFTF	Equivalent to .IF_TRUE_FALSE
.IF_TRUE	Appears only within a conditional assembly block; begins block of code to be assembled if the original condition tests true
.IF_TRUE_FALSE	Appears only within a conditional assembly block; begins block of code to be assembled unconditionally
.IIF condition argument(s), statement	Acts as a 1-line conditional assembly block where the condition is tested for the argument specified; the statement is assembled only if the condition tests true
.IRP symbol,<argument list>	Replaces a formal argument with successive actual arguments specified in an argument list
.IRPC symbol,<BIT_STRING>	Replaces a formal argument with successive single characters specified in string
.LIBRARY macro-library-name	Specifies a macro library
.LINK "file-spec" [/qualifier[(module-name[,...])],...]	Includes linker option records in object module
.LIST [argument-list]	Equivalent to .SHOW

(continued on next page)

VAX MACRO Assembler Directives and Language Summary

C.1 Assembler Directives

Table C-1 (Cont.) Assembler Directives

Format	Operation
.LONG expression-list	Generates successive longwords of data; each longword contains the value of the specified expression
.MACRO macro-name [formal-argument-list]	Begins a macro definition
.MASK symbol [,expression]	Reserves a word for and copies a register save mask
.MCALL macro-name-list	Specifies the system or user-defined macros, or both, in libraries that are required to assemble the source program
.MDELETE macro-name-list	Deletes from memory the macro definitions of the macros in the list
.MEXIT	Exits from the expansion of a macro before the end of the macro is encountered
.NARG symbol	Determines the number of arguments in the current macro call
.NCHR symbol,<BIT_STRING>	Determines the number of characters in a specified character string
.NLIST [argument-list]	Equivalent to .NOSHOW
.NOCROSS	Disables cross-referencing of all symbols
.NOCROSS symbol-list	Disables cross-referencing of specified symbols
.NOSHOW	Decrements listing level count
.NOSHOW argument-list	Controls listing of macros and conditional assembly blocks
.NTYPE symbol,operand	Can appear only within a macro definition; equates the symbol to the addressing mode of the specified operand
.OCTA literal	Stores 16 bytes of data
.OCTA symbol	Stores 16 bytes of data
.ODD	Ensures that the current location counter has an odd value (adds 1 if it is even)
.OPDEF opcode value, operand-descriptor-list	Defines an opcode and its operand list
.PACKED decimal-string [,symbol]	Generates packed decimal data, 2 digits per byte

(continued on next page)

VAX MACRO Assembler Directives and Language Summary

C.1 Assembler Directives

Table C-1 (Cont.) Assembler Directives

Format	Operation
.PAGE	Causes the assembly listing to skip to the top of the next page and to increment the page count
.PRINT [expression] ;comment	Displays the specified message
.PSECT	Begins or resumes the blank program section
.PSECT section-name argument list	Begins or resumes a user-defined program section
.QUAD literal	Stores 8 bytes of data
.QUAD symbol	Stores 8 bytes of data
.REF1 operand	Generates byte operand
.REF2 operand	Generates word operand
.REF4 operand	Generates longword operand
.REF8 operand	Generates quadword operand
.REF16 operand	Generates octaword operand
.REPEAT expression	Begins a repeat block; the section of code up to the next .ENDR directive is repeated the number of times specified by the expression
.REPT	Equivalent to .REPEAT
.RESTORE	Equivalent to .RESTORE_PSECT
.RESTORE_PSECT	Restores program section context from the program section context stack
.SAVE [LOCAL_BLOCK]	Equivalent to .SAVE_PSECT
.SAVE_PSECT [LOCAL_BLOCK]	Saves current program section context on the program section context stack
.SBTTL comment-string	Equivalent to .SUBTITLE
.SHOW	Increments listing level count
.SHOW argument-list	Controls listing of macros and conditional assembly blocks
.SIGNED_BYTE expression-list	Stores successive bytes of signed data
.SIGNED_WORD expression-list	Stores successive words of signed data
.SUBTITLE comment-string	Causes the specified string to be printed as part of the assembly listing page header; the string component of each .SUBTITLE is collected into a table of contents at the beginning of the assembly listing

(continued on next page)

VAX MACRO Assembler Directives and Language Summary

C.1 Assembler Directives

Table C-1 (Cont.) Assembler Directives

Format	Operation
.TITLE module-name comment-string	Assigns the first 15 characters in the string as an object module name and causes the string to appear on each page of the assembly listing
.TRANSFER symbol	Directs the linker to redefine the value of the global symbol for use in a shareable image
.WARN [expression] ;comment	Displays specified warning message
.WEAK symbol-list	Indicates that each of the listed symbols has the weak attribute
.WORD expression-list	Generates successive words of data; each word contains the value of the corresponding specified expression

C.2 Special Characters

Table C-2 summarizes the VAX MACRO special characters:

Table C-2 Special Characters Used in VAX MACRO Statements

Character	Character Name	Functions
_	Underscore	Character in symbol names
\$	Dollar sign	Character in symbol names
.	Period	Character in symbol names, current location counter, and decimal point
:	Colon	Label terminator
=	Equal sign	Direct assignment operator and macro keyword argument terminator
	Tab	Field terminator
	Space	Field terminator
#	Number sign	Immediate addressing mode indicator
@	At sign	Deferred addressing mode indicator and arithmetic shift operator
,	Comma	Field, operand, and item separator
;	Semicolon	Comment field indicator
+	Plus sign	Autoincrement addressing mode indicator, unary plus operator, and arithmetic addition operator
-	Minus sign	Autodecrement addressing mode indicator, unary minus operator, arithmetic subtraction operator, and line continuation indicator

(continued on next page)

VAX MACRO Assembler Directives and Language Summary

C.2 Special Characters

Table C-2 (Cont.) Special Characters Used in VAX MACRO Statements

Character	Character Name	Functions
*	Asterisk	Arithmetic multiplication operator
/	Slash	Arithmetic division operator
&	Ampersand	Logical AND operator
!	Exclamation point	Logical inclusive OR operator
\	Backslash	Logical exclusive OR and numeric conversion indicator in macro arguments
^	Circumflex	Unary operator indicator and macro argument delimiter
[]	Square brackets	Index addressing mode and repeat count indicators
()	Parentheses	Register deferred addressing mode indicators
<>	Angle brackets	Argument or expression grouping delimiters
?	Question mark	Created label indicator in macro arguments
'	Apostrophe	Macro argument concatenation indicator
%	Percent sign	Macro string operators

C.3 Operators

This section lists the VAX MACRO unary, binary, and macro string operators.

C.3.1 Unary Operators

Table C-3 summarizes the VAX MACRO unary operators:

Table C-3 Summary of Unary Operators

Unary Operator	Operator Name	Example	Effect
+	Plus sign	+A	Results in the positive value of A (default)
-	Minus sign	-A	Results in the negative (two's complement) value of A
^B	Binary	^B11000111	Specifies that 11000111 is a binary number
^D	Decimal	^D127	Specifies that 127 is a decimal number

(continued on next page)

VAX MACRO Assembler Directives and Language Summary

C.3 Operators

Table C-3 (Cont.) Summary of Unary Operators

Unary Operator	Operator Name	Example	Effect
^O	Octal	^O34	Specifies that 34 is an octal number
^X	Hexadecimal	^XFCF9	Specifies that FCF9 is a hexadecimal number
^A	ASCII	^A/ABC/	Produces an ASCII string; the characters between the matching delimiters are converted to ASCII representation
^M	Register mask	^M<R3,R4,R5>	Specifies the registers R3, R4, and R5 in the register mask
^F	Floating point	^F3.0	Specifies that 3.0 is a floating-point number
^C	Complement	^C24	Produces the one's complement value of 24 (decimal)

C.3.2 Binary Operators

Table C-4 summarizes the VAX MACRO binary operators:

Table C-4 Summary of Binary Operators

Binary Operator	Operator Name	Example	Operation
+	Plus sign	A+B	Addition
-	Minus sign	A-B	Subtraction
*	Asterisk	A*B	Multiplication
/	Slash	A/B	Division
@	At sign	A@B	Arithmetic Shift
&	Ampersand	A&B	Logical AND
!	Exclamation point	A!B	Logical inclusive OR
\	Backslash	A\B	Logical exclusive OR

C.3.3 Macro String Operators

Table C-5 summarizes the macro string operators. These operators can be used only in macros.

VAX MACRO Assembler Directives and Language Summary

C.3 Operators

Table C-5 Macro String Operators

Format	Function
%LENGTH(string)	Returns the length of the string
%LOCATE(string1,string2[,symbol])	Locates the substring string1 within string2 starting the search at the character position specified by symbol
%EXTRACT(symbol1,symbol2,string)	Extracts a substring from string that begins at character position specified by symbol1 and has a length specified by symbol2

VAX MACRO Assembler Directives and Language Summary

C.4 Addressing Modes

C.4 Addressing Modes

Table C-6 summarizes the VAX MACRO addressing modes:

Table C-6 Summary of Addressing Modes

Type	Addressing Mode	Format	Hex Value	Description	Can Be Indexed?
General register	Register	Rn	5	Register contains the operand.	No
	Register deferred	(Rn)	6	Register contains the address of the operand.	Yes
	Autoincrement	(Rn)+	8	Register contains the address of the operand; the processor increments the register contents by the size of the operand data type.	Yes
	Autoincrement deferred	@(Rn)+	9	Register contains the address of the operand address; the processor increments the register contents by 4.	Yes
	Autodecrement	-(Rn)	7	The processor decrements the register contents by the size of the operand data type; the register then contains the address of the operand.	Yes
	Displacement	dis(Rn) B^dis(Rn) W^dis(Rn) L^dis(Rn)	A C E	The sum of the contents of the register and the displacement is the address of the operand; B^, W^, and L^, respectively, indicate byte, word, and longword displacement.	Yes
	Displacement deferred	@dis(Rn) @B^dis(Rn) @W^dis(Rn) @L^dis(Rn)	B D F	The sum of the contents of the register and the displacement is the address of the operand address; B^, W^, and L^, respectively, indicate, byte, word, and longword displacement.	Yes

Key:

Rn—Any general register R0 to R12. Note that the AP, FP, or SP register can be used in place of Rn.

Rx—Any general register R0 to R12. Note that the AP, FP, or SP register can be used in place of Rx. Rx cannot be the same as the Rn specified in the base-mode for certain base modes (see Section 5.3).

dis—An expression specifying a displacement.

address—An expression specifying an address.

literal—An expression, an integer constant, or a floating-point constant.

(continued on next page)

VAX MACRO Assembler Directives and Language Summary

C.4 Addressing Modes

Table C-6 (Cont.) Summary of Addressing Modes

Type	Addressing Mode	Format	Hex Value	Description	Can Be Indexed?	
Program Counter	Literal	#literal S^#literal	0-3	The literal specified is the operand; the literal is stored as a short literal.	No	
	Relative	address				Yes
		B^address		A	The address specified is the address of the operand; the address is stored as a displacement from the PC; B^, W^, and L^, respectively, indicate byte, word, and longword displacement.	
		W^address		C		
	L^address		E			
	Relative deferred	@address			The address specified is the address of the operand address; the address specified is stored as a displacement from the PC; B^, W^, and L^ indicate byte, word, and longword displacement, respectively.	Yes
@B^address			B			
@W^address			D			
@L^address			F			
Absolute	@#address		9	The address specified is the address of the operand; the address specified is stored as an absolute virtual address, not as a displacement.	Yes	
Immediate	#literal I^#literal		8	The literal specified is the operand; the literal is stored as a byte, word, longword, or quadword.	No	
General	G^address		—	The address specified is the address of the operand; if the address is defined as relocatable, the linker stores the address as a displacement from the PC; if the address is defined as an absolute virtual address, the linker stores the address as an absolute value.	Yes	

Key:

Rn—Any general register R0 to R12. Note that the AP, FP, or SP register can be used in place of Rn.

Rx—Any general register R0 to R12. Note that the AP, FP, or SP register can be used in place of Rx. Rx cannot be the same as the Rn specified in the base-mode for certain base modes (see Section 5.3).

dis—An expression specifying a displacement.

address—An expression specifying an address.

literal—An expression, an integer constant, or a floating-point constant.

(continued on next page)

VAX MACRO Assembler Directives and Language Summary

C.4 Addressing Modes

Table C-6 (Cont.) Summary of Addressing Modes

Type	Addressing Mode	Format	Hex Value	Description	Can Be Indexed?
Index	Index	base-mode[Rx]	4	The base-mode specifies the base address, and the register specifies the index; the sum of the base address and the product of the contents of Rx and the size of the operand data type is the address of the operand; base mode can be any addressing mode except register, immediate, literal, index, or branch.	No
Branch	Branch	address	—	The address specified is the operand; this address is stored as a displacement from the PC; branch mode can only be used with the branch instructions.	No

Key:

Rn—Any general register R0 to R12. Note that the AP, FP, or SP register can be used in place of Rn.

Rx—Any general register R0 to R12. Note that the AP, FP, or SP register can be used in place of Rx. Rx cannot be the same as the Rn specified in the base-mode for certain base modes (see Section 5.3).

dis—An expression specifying a displacement.

address—An expression specifying an address.

literal—An expression, an integer constant, or a floating-point constant.

D

Permanent Symbol Table Defined for Use with VAX MACRO

The permanent symbol table (PST) contains the symbols that VAX MACRO automatically recognizes. These symbols consist of both opcodes and assembler directives. Table D-1, Table D-2, and Table D-3 present the opcodes (instruction set) in alphabetical and numerical order. Section C.1 (in Appendix C) presents the assembler directives.

See Chapter 9 and Chapter 10 for detailed descriptions of the instruction set.

Table D-1 Opcodes (Alphabetic Order) and Functions

Hex Value	Mnemonic	Functional Name
9D	ACBB	Add compare and branch byte
6F	ACBD	Add compare and branch D_floating
4F	ACBF	Add compare and branch F_floating
4FFD	ACBG	Add compare and branch G_floating
6FFD	ACBH	Add compare and branch H_floating
F1	ACBL	Add compare and branch longword
3D	ACBW	Add compare and branch word
58	ADAWI	Add aligned word interlocked
80	ADDB2	Add byte 2 operand
81	ADDB3	Add byte 3 operand
60	ADDD2	Add D_floating 2 operand
61	ADDD3	Add D_floating 3 operand
40	ADDF2	Add F_floating 2 operand
41	ADDF3	Add F_floating 3 operand
40FD	ADDG2	Add G_floating 2 operand
41FD	ADDG3	Add G_floating 3 operand
60FD	ADDH2	Add H_floating 2 operand
61FD	ADDH3	Add H_floating 3 operand
C0	ADDL2	Add longword 2 operand
C1	ADDL3	Add longword 3 operand
20	ADDP4	Add packed 4 operand
21	ADDP6	Add packed 6 operand
A0	ADDW2	Add word 2 operand
A1	ADDW3	Add word 3 operand

(continued on next page)

Permanent Symbol Table Defined for Use with VAX MACRO

Table D-1 (Cont.) Opcodes (Alphabetic Order) and Functions

Hex Value	Mnemonic	Functional Name
D8	ADWC	Add with carry
F3	AOBLEQ	Add one and branch on less or equal
F2	AOBLSS	Add one and branch on less
78	ASHL	Arithmetic shift longword
F8	ASHP	Arithmetic shift and round packed
79	ASHQ	Arithmetic shift quadword
E1	BBC	Branch on bit clear
E5	BBCC	Branch on bit clear and clear
E7	BBCCI	Branch on bit clear and clear interlocked
E3	BBCS	Branch on bit clear and set
E0	BBS	Branch on bit set
E4	BBSC	Branch on bit set and clear
E2	BBSS	Branch on bit set and set
E6	BBSSI	Branch on bit set and set interlocked
1E	BCC	Branch on carry clear
1F	BCS	Branch on carry set
13	BEQL	Branch on equal
13	BEQLU	Branch on equal unsigned
18	BGEQ	Branch on greater or equal
1E	BGEQU	Branch on greater or equal unsigned
14	BGTR	Branch on greater
1A	BGTRU	Branch on greater unsigned
8A	BICB2	Bit clear byte 2 operand
8B	BICB3	Bit clear byte 3 operand
CA	BICL2	Bit clear longword 2 operand
CB	BICL3	Bit clear longword 3 operand
B9	BICPSW	Bit clear program status word
AA	BICW2	Bit clear word 2 operand
AB	BICW3	Bit clear word 3 operand
88	BISB2	Bit set byte 2 operand
89	BISB3	Bit set byte 3 operand
C8	BISL2	Bit set longword 2 operand
C9	BISL3	Bit set longword 3 operand
B8	BISPSW	Bit set program status word
A8	BISW2	Bit set word 2 operand

(continued on next page)

Permanent Symbol Table Defined for Use with VAX MACRO

Table D-1 (Cont.) Opcodes (Alphabetic Order) and Functions

Hex Value	Mnemonic	Functional Name
A9	BISW3	Bit set word 3 operand
93	BITB	Bit test byte
D3	BITL	Bit test longword
B3	BITW	Bit test word
E9	BLBC	Branch on low bit clear
E8	BLBS	Branch on low bit set
15	BLEQ	Branch on less or equal
1B	BLEQU	Branch on less or equal unsigned
19	BLSS	Branch on less
1F	BLSSU	Branch on less unsigned
12	BNEQ	Branch on not equal
12	BNEQU	Branch on not equal unsigned
03	BPT	Break point trap
11	BRB	Branch with byte displacement
31	BRW	Branch with word displacement
10	BSBB	Branch to subroutine with byte displacement
30	BSBW	Branch to subroutine with word displacement
1C	BVC	Branch on overflow clear
1D	BVS	Branch on overflow set
FA	CALLG	Call with general argument list
FB	CALLS	Call with stack
8F	CASEB	Case byte
CF	CASEL	Case longword
AF	CASEW	Case word
BD	CHME	Change mode to executive
BC	CHMK	Change mode to kernel
BE	CHMS	Change mode to supervisor
BF	CHMU	Change mode to user
94	CLRB	Clear byte
7C	CLRD	Clear D_floating
DF	CLRF	Clear F_floating
7C	CLRG	Clear G_floating
7CFD	CLRH	Clear H_floating
D4	CLRL	Clear longword
7CFD	CLRO	Clear octaword

(continued on next page)

Permanent Symbol Table Defined for Use with VAX MACRO

Table D-1 (Cont.) Opcodes (Alphabetic Order) and Functions

Hex Value	Mnemonic	Functional Name
7C	CLRQ	Clear quadword
B4	CLRW	Clear word
91	CMPB	Compare byte
29	CMPC3	Compare character 3 operand
2D	CMPC5	Compare character 5 operand
71	CMPD	Compare D_floating
51	CMPF	Compare F_floating
51FD	CMPG	Compare G_floating
71FD	CMPH	Compare H_floating
D1	CMPL	Compare longword
35	CMPP3	Compare packed 3 operand
37	CMPP4	Compare packed 4 operand
EC	CMPV	Compare field
B1	CMPW	Compare word
ED	CMPZV	Compare zero-extended field
0B	CRC	Calculate cyclic redundancy check
6C	CVTBD	Convert byte to D_floating
4C	CVTBF	Convert byte to F_floating
4CFD	CVTBG	Convert byte to G_floating
6CFD	CVTBH	Convert byte to H_floating
98	CVTBL	Convert byte to longword
99	CVTBW	Convert byte to word
68	CVTDB	Convert D_floating to byte
76	CVTDF	Convert D_floating to F_floating
32FD	CVTDH	Convert D_floating to H_floating
6A	CVTDL	Convert D_floating to longword
69	CVTDW	Convert D_floating to word
48	CVTFB	Convert F_floating to byte
56	CVTFD	Convert F_floating to D_floating
99FD	CVTFG	Convert F_floating to G_floating
98FD	CVTFH	Convert F_floating to H_floating
4A	CVTFL	Convert F_floating to longword
49	CVTFW	Convert F_floating to word
48FD	CVTGB	Convert G_floating to byte
33FD	CVTGF	Convert G_floating to F_floating

(continued on next page)

Permanent Symbol Table Defined for Use with VAX MACRO

Table D-1 (Cont.) Opcodes (Alphabetic Order) and Functions

Hex Value	Mnemonic	Functional Name
56FD	CVTGH	Convert G_floating to H_floating
4AFD	CVTGL	Convert G_floating to longword
49FD	CVTGW	Convert G_floating to word
68FD	CVTHB	Convert H_floating to byte
F7FD	CVTHD	Convert H_floating to D_floating
F6FD	CVTHF	Convert H_floating to F_floating
76FD	CVTHG	Convert H_floating to G_floating
6AFD	CVTHL	Convert H_floating to longword
69FD	CVTHW	Convert H_floating to word
F6	CVTLB	Convert longword to byte
6E	CVTLD	Convert longword to D_floating
4E	CVTLF	Convert longword to F_floating
4EFD	CVTLG	Convert longword to G_floating
6EFD	CVTLH	Convert longword to H_floating
F9	CVTLP	Convert longword to packed
F7	CVTLW	Convert longword to word
36	CVTPL	Convert packed to longword
08	CVTPS	Convert packed to leading separate
24	CVTPT	Convert packed to trailing
6B	CVTRDL	Convert rounded D_floating to longword
4B	CVTRFL	Convert rounded F_floating to longword
4BFD	CVTRGL	Convert rounded G_floating to longword
6BFD	CVTRHL	Convert rounded H_floating to longword
09	CVTSP	Convert leading separate to packed
26	CVTTP	Convert trailing to packed
33	CVTWB	Convert word to byte
6D	CVTWD	Convert word to D_floating
4D	CVTWF	Convert word to F_floating
4DFD	CVTWG	Convert word to G_floating
6DFD	CVTWH	Convert word to H_floating
32	CVTWL	Convert word to longword
97	DECB	Decrement byte
D7	DECL	Decrement longword
B7	DECW	Decrement word
86	DIVB2	Divide byte 2 operand

(continued on next page)

Permanent Symbol Table Defined for Use with VAX MACRO

Table D-1 (Cont.) Opcodes (Alphabetic Order) and Functions

Hex Value	Mnemonic	Functional Name
87	DIVB3	Divide byte 3 operand
66	DIVD2	Divide D_floating 2 operand
67	DIVD3	Divide D_floating 3 operand
46	DIVF2	Divide F_floating 2 operand
47	DIVF3	Divide F_floating 3 operand
46FD	DIVG2	Divide G_floating 2 operand
47FD	DIVG3	Divide G_floating 3 operand
66FD	DIVH2	Divide H_floating 2 operand
67FD	DIVH3	Divide H_floating 3 operand
C6	DIVL2	Divide longword 2 operand
C7	DIVL3	Divide longword 3 operand
27	DIVP	Divide packed
A6	DIVW2	Divide word 2 operand
A7	DIVW3	Divide word 3 operand
38	EDITPC	Edit packed to character
7B	EDIV	Extended divide
74	EMODD	Extended modulus D_floating
54	EMODF	Extended modulus F_floating
54FD	EMODG	Extended modulus G_floating
74FD	EMODH	Extended modulus H_floating
7A	EMUL	Extended multiply
EE	EXTV	Extract field
EF	EXTZV	Extract zero-extended field
EB	FFC	Find first clear bit
EA	FFS	Find first set bit
00	HALT	Halt
96	INCB	Increment byte
D6	INCL	Increment longword
B6	INCW	Increment word
0A	INDEX	Index calculation
5C	INSQHI	Insert into queue at head, interlocked
5D	INSQTI	Insert into queue at tail, interlocked
0E	INSQUE	Insert into queue
F0	INSV	Insert field
EDFD	IOTA	Generate compressed iota vector

(continued on next page)

Permanent Symbol Table Defined for Use with VAX MACRO

Table D-1 (Cont.) Opcodes (Alphabetic Order) and Functions

Hex Value	Mnemonic	Functional Name
17	JMP	Jump
16	JSB	Jump to subroutine
06	LDPCTX	Load program context
3A	LOCC	Locate character
39	MATCHC	Match characters
92	MCOMB	Move complemented byte
D2	MCOML	Move complemented longword
B2	MCOMW	Move complemented word
DB	MFPR	Move from processor register
31FD	MFVP	Move from vector processor
8E	MNEGB	Move negated byte
72	MNEGD	Move negated D_floating
52	MNEGF	Move negated F_floating
52FD	MNEGG	Move negated G_floating
72FD	MNEGH	Move negated H_floating
CE	MNEGL	Move negated longword
AE	MNEGW	Move negated word
9E	MOVAB	Move address of byte
7E	MOVAD	Move address of D_floating
DE	MOVAF	Move address of F_floating
7E	MOVAG	Move address of G_floating
7EFD	MOVAH	Move address of H_floating
DE	MOVAL	Move address of longword
7EFD	MOVAO	Move address of octaword
7E	MOVAQ	Move address of quadword
3E	MOVAW	Move address of word
90	MOVB	Move byte
28	MOVC3	Move character 3 operand
2C	MOVC5	Move character 5 operand
70	MOVD	Move D_floating
50	MOVF	Move F_floating
50FD	MOVG	Move G_floating
70FD	MOVH	Move H_floating
D0	MOVL	Move longword
7DFD	MOV0	Move data

(continued on next page)

Permanent Symbol Table Defined for Use with VAX MACRO

Table D-1 (Cont.) Opcodes (Alphabetic Order) and Functions

Hex Value	Mnemonic	Functional Name
34	MOVP	Move packed
DC	MOVPSL	Move program status longword
7D	MOVQ	Move quadword
2E	MOVTC	Move translated characters
2F	MOVTUC	Move translated until character
B0	MOVW	Move word
0A	MOVZBL	Move zero-extended byte to longword
9B	MOVZBW	Move zero-extended byte to word
3C	MOVZWL	Move zero-extended word to longword
DA	MTPR	Move to processor register
A9FD	MTVP	Move to vector processor
84	MULB2	Multiply byte 2 operand
85	MULB3	Multiply byte 3 operand
64	MULD2	Multiply D_floating 2 operand
65	MULD3	Multiply D_floating 3 operand
44	MULF2	Multiply F_floating 2 operand
45	MULF3	Multiply F_floating 3 operand
44FD	MULG2	Multiply G_floating 2 operand
45FD	MULG3	Multiply G_floating 3 operand
64FD	MULH2	Multiply H_floating 2 operand
65FD	MULH3	Multiply H_floating 3 operand
C4	MULL2	Multiply longword 2 operand
C5	MULL3	Multiply longword 3 operand
25	MULP	Multiply packed
A4	MULW2	Multiply word 2 operand
A5	MULW3	Multiply word 3 operand
01	NOP	No operation
75	POLYD	Evaluate polynomial D_floating
55	POLYF	Evaluate polynomial F_floating
55FD	POLYG	Evaluate polynomial G_floating
75FD	POLYH	Evaluate polynomial H_floating
BA	POPR	Pop registers
0C	PROBER	Probe read access
0D	PROBEW	Probe write access
9F	PUSHAB	Push address of byte

(continued on next page)

Permanent Symbol Table Defined for Use with VAX MACRO

Table D-1 (Cont.) Opcodes (Alphabetic Order) and Functions

Hex Value	Mnemonic	Functional Name
7F	PUSHAD	Push address of D_floating
DF	PUSHAF	Push address of F_floating
7F	PUSHAG	Push address of G_floating
7FFD	PUSHAH	Push address of H_floating
DF	PUSHAL	Push address of longword
7FFD	PUSHAO	Push address of octaword
7F	PUSHAQ	Push address of quadword
3F	PUSHAW	Push address of word
DD	PUSHL	Push longword
BB	PUSHR	Push registers
02	REI	Return from exception or interrupt
5E	REMQHI	Remove from queue at head, interlocked
5F	REMQTI	Remove from queue at tail, interlocked
0F	REMQUE	Remove from queue
04	RET	Return from called procedure
9C	ROTL	Rotate longword
05	RSB	Return from subroutine
D9	SBWC	Subtract with carry
2A	SCANC	Scan for character
3B	SKPC	Skip character
F4	SOBGEQ	Subtract one and branch on greater or equal
F5	SOBGTR	Subtract one and branch on greater
2B	SPANC	Span characters
82	SUBB2	Subtract byte 2 operand
83	SUBB3	Subtract byte 3 operand
62	SUBD2	Subtract D_floating 2 operand
63	SUBD3	Subtract D_floating 3 operand
42	SUBF2	Subtract F_floating 2 operand
43	SUBF3	Subtract F_floating 3 operand
42FD	SUBG2	Subtract G_floating 2 operand
43FD	SUBG3	Subtract G_floating 3 operand
62FD	SUBH2	Subtract H_floating 2 operand
63FD	SUBH3	Subtract H_floating 3 operand
C2	SUBL2	Subtract longword 2 operand
C3	SUBL3	Subtract longword 3 operand

(continued on next page)

Permanent Symbol Table Defined for Use with VAX MACRO

Table D-1 (Cont.) Opcodes (Alphabetic Order) and Functions

Hex Value	Mnemonic	Functional Name
22	SUBP4	Subtract packed 4 operand
23	SUBP6	Subtract packed 6 operand
A2	SUBW2	Subtract word 2 operand
A3	SUBW3	Subtract word 3 operand
07	SVPCTX	Save process context
95	TSTB	Test byte
73	TSTD	Test D_floating
53	TSTF	Test F_floating
53FD	TSTG	Test G_floating
73FD	TSTH	Test H_floating
D5	TSTL	Test longword
B5	TSTW	Test word
35FD	VGATHL	Gather longword vector from memory to vector register
37FD	VGATHQ	Gather quadword vector from memory to vector register
34FD	VLDL	Load longword vector from memory to vector register
36FD	VLDQ	Load quadword vector from memory to vector register
87FD	VSADDD	Vector scalar add D_floating
85FD	VSADDF	Vector scalar add F_floating
83FD	VSADDG	Vector scalar add G_floating
81FD	VSADDL	Vector scalar add longword
CDFD	VSBICL	Vector scalar bit clear longword
C9FD	VSBI SL	Vector scalar bit set longword
9DFD	VSCATL	Scatter longword vector from vector register to memory
9FFD	VSCATQ	Scatter quadword vector from vector register to memory
C7FD	VSCMPD	Vector scalar compare D_floating
C5FD	VSCMPF	Vector scalar compare F_floating
C3FD	VSCMPG	Vector scalar compare G_floating
C1FD	VSCMPL	Vector scalar compare longword
AFFD	VSDIVD	Vector scalar divide D_floating
ADFD	VSDIVF	Vector scalar divide F_floating
ABFD	VSDIVG	Vector scalar divide G_floating
EFFD	VSMERGE	Vector scalar merge

(continued on next page)

Permanent Symbol Table Defined for Use with VAX MACRO

Table D-1 (Cont.) Opcodes (Alphabetic Order) and Functions

Hex Value	Mnemonic	Functional Name
A7FD	VSMULD	Vector scalar multiply D_floating
A5FD	VSMULF	Vector scalar multiply F_floating
A3FD	VSMULG	Vector scalar multiply G_floating
A1FD	VSMULL	Vector scalar multiply longword
E5FD	VSSLLL	Vector scalar shift left logical longword
E1FD	VSSRLL	Vector scalar shift right logical longword
8FFD	VSSUBD	Vector scalar subtract D_floating
8DFD	VSSUBF	Vector scalar subtract F_floating
8BFD	VSSUBG	Vector scalar subtract G_floating
89FD	VSSUBL	Vector scalar subtract longword
9CFD	VSTL	Store longword vector from vector register to memory
9EFD	VSTQ	Store quadword vector from vector register to memory
E9FD	VSXORL	Vector scalar exclusive-OR longword
A8FD	VSYNC	Synchronize vector memory access
86FD	VVADDD	Vector vector add D_floating
84FD	VVADDF	Vector vector add F_floating
82FD	VVADDG	Vector vector add G_floating
80FD	VVADDL	Vector vector add longword
CCFD	VVBICL	Vector vector bit clear longword
C8FD	VVBISL	Vector vector bit set longword
C6FD	VVCMPD	Vector vector compare D_floating
C4FD	VVCMPF	Vector vector compare F_floating
C2FD	VVCMPG	Vector vector compare G_floating
C0FD	VVC MPL	Vector vector compare longword
ECFD	VVCVT	Vector convert
AEFD	VVDIVD	Vector vector divide D_floating
ACFD	VVDIVF	Vector vector divide F_floating
AAFD	VVDIVG	Vector vector divide G_floating
EEFD	VVMERGE	Vector vector merge
A6FD	VVMULD	Vector vector multiply F_floating
A4FD	VVMULF	Vector vector multiply F_floating
A2FD	VVMULG	Vector vector multiply G_floating
A0FD	VVMULL	Vector vector multiply longword
E4FD	VVSLLL	Vector vector shift left logical longword

(continued on next page)

Permanent Symbol Table Defined for Use with VAX MACRO

Table D-1 (Cont.) Opcodes (Alphabetic Order) and Functions

Hex Value	Mnemonic	Functional Name
E0FD	VVSRL	Vector vector shift right logical longword
8EFD	VVSUBD	Vector vector subtract D_floating
8CFD	VVSUBF	Vector vector subtract F_floating
8AFD	VVSUBG	Vector vector subtract G_floating
88FD	VVSUBL	Vector vector subtract longword
E8FD	VVXORL	Vector vector exclusive-OR longword
FC	XFC	Extended function call
8C	XORB2	Exclusive-OR byte 2 operand
8D	XORB3	Exclusive-OR byte 3 operand
CC	XORL2	Exclusive-OR longword 2 operand
CD	XORL3	Exclusive-OR longword 3 operand
AC	XORW2	Exclusive-OR word 2 operand
AD	XORW3	Exclusive-OR word 3 operand

Table D-2 One_Byte Opcodes (Numeric Order)

Hex Value	Mnemonic	Hex Value	Mnemonic
00	HALT	30	BSBW
01	NOP	31	BRW
02	REI	32	CVTWL
03	BPT	33	CVTWB
04	RET	34	MOVP
05	RSB	35	CMPP3
06	LDPCTX	36	CVTPL
07	SVPCTX	37	CMPP4
08	CVTPS	38	EDITPC
09	CVTSP	39	MATCHC
0A	INDEX	3A	LOCC
0B	CRC	3B	SKPC
0C	PROBER	3C	MOVZWL
0D	PROBEW	3D	ACBW
0E	INSQUE	3E	MOVAW
0F	REMQUE	3F	PUSHAW
10	BSBB	40	ADDF2
11	BRB	41	ADDF3

(continued on next page)

Permanent Symbol Table Defined for Use with VAX MACRO

Table D-2 (Cont.) One_Byte Opcodes (Numeric Order)

Hex Value	Mnemonic	Hex Value	Mnemonic
12	BNEQ, BNEQU	42	SUBF2
13	BEQL, BEQLU	43	SUBF3
14	BGTR	44	MULF2
15	BLEQ	45	MULF3
16	JSB	46	DIVF2
17	JMP	47	DIVF3
18	BGEQ	48	CVTFB
19	BLSS	49	CVTFW
1A	BGTRU	4A	CVTFL
1B	BLEQU	4B	CVTRFL
1C	BVC	4C	CVTBF
1D	BVS	4D	CVTWF
1E	BGEQU, BCC	4E	CVTLF
1F	BLSSU, BCS	4F	ACBF
20	ADDP4	50	MOVF
21	ADDP6	51	CMPF
22	SUBP4	52	MNEGF
23	SUBP6	53	TSTF
24	CVTPT	54	EMODF
25	MULP	55	POLYF
26	CVTTP	56	CVTFD
27	DIVP	57	Reserved to Digital
28	MOVC3	58	ADAWI
29	CMPC3	59	Reserved to Digital
2A	SCANC	5A	Reserved to Digital
2B	SPANC	5B	Reserved to Digital
2C	MOVC5	5C	INSQHI
2D	CMPC5	5D	INSQTI
2E	MOVTC	5E	REMQHI
2F	MOVTUC	5F	REMQTI
60	ADDD2	90	MOVB
61	ADDD3	91	CMPB

(continued on next page)

Permanent Symbol Table Defined for Use with VAX MACRO

Table D-2 (Cont.) One_Byte Opcodes (Numeric Order)

Hex Value	Mnemonic	Hex Value	Mnemonic
62	SUBD2	92	MCOMB
63	SUBD3	93	BITB
64	MULD2	94	CLRB
65	MULD3	95	TSTB
66	DIVD2	96	INCB
67	DIVD3	97	DECB
68	CVTDB	98	CVTBL
69	CVTDW	99	CVTBW
6A	CVTDL	9A	MOVZBL
6B	CVTRDL	9B	MOVZBW
6C	CVTBD	9C	ROTL
6D	CVTWD	9D	ACBB
6E	CVTLD	9E	MOVAB
6F	ACBD	9F	PUSHAB
70	MOVD	A0	ADDW2
71	CMPD	A1	ADDW3
72	MNEGD	A2	SUBW2
73	TSTD	A3	SUBW3
74	EMODD	A4	MULW2
75	POLYD	A5	MULW3
76	CVTDF	A6	DIVW2
77	Reserved to Digital	A7	DIVW3
78	ASHL	A8	BISW2
79	ASHQ	A9	BISW3
7A	EMUL	AA	BICW2
7B	EDIV	AB	BICW3
7C	CLRQ, CLRD, CLRG	AC	XORW2
7D	MOVQ	AD	XORW3
7E	MOVAQ, MOVAD, MOVAG	AE	MNEGW
7F	PUSHAQ, PUSHAD, PUSHAG	AF	CASEW
80	ADDB2	B0	MOVW
81	ADDB3	B1	CMPW
82	SUBB2	B2	MCOMW
83	SUBB3	B3	BITW
84	MULB2	B4	CLRW

(continued on next page)

Permanent Symbol Table Defined for Use with VAX MACRO

Table D-2 (Cont.) One_Byte Opcodes (Numeric Order)

Hex Value	Mnemonic	Hex Value	Mnemonic
85	MULB3	B5	TSTW
86	DIVB2	B6	INCW
87	DIVB3	B7	DECW
88	BISB2	B8	BISPSW
89	BISB3	B9	BICPSW
8A	BICB2	BA	POPR
8B	BICB3	BB	PUSHR
8C	XORB2	BC	CHMK
8D	XORB3	BD	CHME
8E	MNEGB	BE	CHMS
8F	CASEB	BF	CHMU
C0	ADDL2	E0	BBS
C1	ADDL3	E1	BBC
C2	SUBL2	E2	BBSS
C3	SUBL3	E3	BBCS
C4	MULL2	E4	BBSC
C5	MULL3	E5	BBCC
C6	DIVL2	E6	BBSSI
C7	DIVL3	E7	BBCCI
C8	BISL2	E8	BLBS
C9	BISL3	E9	BLBC
CA	BICL2	EA	FFS
CB	BICL3	EB	FFC
CC	XORL2	EC	CMPV
CD	XORL3	ED	CMPZV
CE	MNEGL	EE	EXTV
CF	CASEL	EF	EXTZV
D0	MOVL	F0	INSV
D1	CMPL	F1	ACBL
D2	MCOML	F2	AOBLSS
D3	BITL	F3	AOBLEQ
D4	CLRL, CLRF	F4	SOBGEQ
D5	TSTL	F5	SOBGTR
D6	INCL	F6	CVTLB
D7	DECL	F7	CVTLW

(continued on next page)

Permanent Symbol Table Defined for Use with VAX MACRO

Table D-2 (Cont.) One_Byte Opcodes (Numeric Order)

Hex Value	Mnemonic	Hex Value	Mnemonic
D8	ADWC	F8	ASHP
D9	SBWC	F9	CVTLP
DA	MTPR	FA	CALLG
DB	MFPR	FB	CALLS
DC	MOVPSL	FC	XFC
DD	PUSHL	FD	ESCD to Digital
DE	MOVAL, MOVA	FE	ESCE to Digital
DF	PUSHAL, PUSHAF	FF	ESCF to Digital

Table D-3 Two_Byte Opcodes (Numeric Order)

Hex Value	Mnemonic	Hex Value	Mnemonic
00FD	Reserved to Digital	30FD	Reserved to Digital
01FD	Reserved to Digital	31FD	MFVP
02FD	Reserved to Digital	32FD	CVTDH
03FD	Reserved to Digital	33FD	CVTGF
04FD	Reserved to Digital	34FD	VLDL
05FD	Reserved to Digital	35FD	VGATHL
06FD	Reserved to Digital	36FD	VLDQ
07FD	Reserved to Digital	37FD	VGATHQ
08FD	Reserved to Digital	38FD	Reserved to Digital
09FD	Reserved to Digital	39FD	Reserved to Digital
0AFD	Reserved to Digital	3AFD	Reserved to Digital
0BFD	Reserved to Digital	3BFD	Reserved to Digital
0CFD	Reserved to Digital	3CFD	Reserved to Digital
0DFD	Reserved to Digital	3DFD	Reserved to Digital
0EFD	Reserved to Digital	3EFD	Reserved to Digital
0FFD	Reserved to Digital	3FFD	Reserved to Digital
10FD	Reserved to Digital	40FD	ADDG2
11FD	Reserved to Digital	41FD	ADDG3
12FD	Reserved to Digital	42FD	SUBG2
13FD	Reserved to Digital	43FD	SUBG3
14FD	Reserved to Digital	44FD	MULG2
15FD	Reserved to Digital	45FD	MULG3
16FD	Reserved to Digital	46FD	DIVG2

(continued on next page)

Permanent Symbol Table Defined for Use with VAX MACRO

Table D-3 (Cont.) Two_Byte Opcodes (Numeric Order)

Hex Value	Mnemonic	Hex Value	Mnemonic
17FD	Reserved to Digital	47FD	DIVG3
18FD	Reserved to Digital	48FD	CVTGB
19FD	Reserved to Digital	49FD	CVTGW
1AFD	Reserved to Digital	4AFD	CVTGL
1BFD	Reserved to Digital	4BFD	CVTRGL
1CFD	Reserved to Digital	4CFD	CVTBG
1DFD	Reserved to Digital	4DFD	CVTWG
1EFD	Reserved to Digital	4EFD	CVTLG
1FFD	Reserved to Digital	4FFD	ACBG
20FD	Reserved to Digital	50FD	MOVG
21FD	Reserved to Digital	51FD	CMPG
22FD	Reserved to Digital	52FD	MNEGG
23FD	Reserved to Digital	53FD	TSTG
24FD	Reserved to Digital	54FD	EMODG
25FD	Reserved to Digital	55FD	POLYG
26FD	Reserved to Digital	56FD	CVTGH
27FD	Reserved to Digital	57FD	Reserved to Digital
28FD	Reserved to Digital	58FD	Reserved to Digital
29FD	Reserved to Digital	59FD	Reserved to Digital
2AFD	Reserved to Digital	5AFD	Reserved to Digital
2BFD	Reserved to Digital	5BFD	Reserved to Digital
2CFD	Reserved to Digital	5CFD	Reserved to Digital
2DFD	Reserved to Digital	5DFD	Reserved to Digital
2EFD	Reserved to Digital	5EFD	Reserved to Digital
2FFD	Reserved to Digital	5FFD	Reserved to Digital
60FD	ADDH2	90FD	Reserved to Digital
61FD	ADDH3	91FD	Reserved to Digital
62FD	SUBH2	92FD	Reserved to Digital
63FD	SUBH3	93FD	Reserved to Digital
64FD	MULH2	94FD	Reserved to Digital
65FD	MULH3	95FD	Reserved to Digital
66FD	DIVH2	96FD	Reserved to Digital
67FD	DIVH3	97FD	Reserved to Digital
68FD	CVTHB	98FD	CVTFH
69FD	CVTHW	99FD	CVTFG

(continued on next page)

Permanent Symbol Table Defined for Use with VAX MACRO

Table D-3 (Cont.) Two_Byte Opcodes (Numeric Order)

Hex Value	Mnemonic	Hex Value	Mnemonic
6AFD	CVTHL	9AFD	Reserved to Digital
6BFD	CVTRHL	9BFD	Reserved to Digital
6CFD	CVTBH	9CFD	VSTL
6DFD	CVTWH	9DFD	VSCATL
6EFD	CVTLH	9EFD	VSTQ
6FFD	ACBH	9FFD	VSCATQ
70FD	MOVH	A0FD	VVMULL
71FD	CMPH	A1FD	VSMULL
72FD	MNEGH	A2FD	VVMULG
73FD	TSTH	A3FD	VSMULG
74FD	EMODH	A4FD	VVMULF
75FD	POLYH	A5FD	VSMULF
76FD	CVTHG	A6FD	VVMULD
77FD	Reserved to Digital	A7FD	VSMULD
78FD	Reserved to Digital	A8FD	VSYNC
79FD	Reserved to Digital	A9FD	MTVP
7AFD	Reserved to Digital	AAFD	VVDIVG
7BFD	Reserved to Digital	ABFD	VSDIVG
7CFD	CLRH, CLRO	ACFD	VVDIVF
7DFD	MOV0	ADFD	VSDIVF
7EFD	MOVAH, MOV0A0	AEFD	VVDIVD
7FFD	PUSHAH, PUSH0A0	AFFD	VSDIVD
80FD	VVADDL	B0FD	Reserved to Digital
81FD	VSADDL	B1FD	Reserved to Digital
82FD	VVADDG	B2FD	Reserved to Digital
83FD	VSADDG	B3FD	Reserved to Digital
84FD	VVADDF	B4FD	Reserved to Digital
85FD	VSADDF	B5FD	Reserved to Digital
86FD	VVADDD	B6FD	Reserved to Digital
87FD	VSADDD	B7FD	Reserved to Digital
88FD	VVSUBL	B8FD	Reserved to Digital
89FD	VSSUBL	B9FD	Reserved to Digital
8AFD	VVSUBG	BAFD	Reserved to Digital
8BFD	VSSUBG	BBFD	Reserved to Digital
8CFD	VVSUBF	BCFD	Reserved to Digital

(continued on next page)

Permanent Symbol Table Defined for Use with VAX MACRO

Table D-3 (Cont.) Two_Byte Opcodes (Numeric Order)

Hex Value	Mnemonic	Hex Value	Mnemonic
8DFD	VSSUBF	BDFD	Reserved to Digital
8EFD	VVSUBD	BEFD	Reserved to Digital
8FFD	VSSUBD	BFFD	Reserved to Digital
C0FD	VVCMPPL	E0FD	VVSROLL
C1FD	VSCMPPL	E1FD	VSSROLL
C2FD	VVCMPG	E2FD	Illegal Vector Opcode
C3FD	VSCMPG	E3FD	Illegal Vector Opcode
C4FD	VVCMPF	E4FD	VVLLLL
C5FD	VSCMPF	E5FD	VSSLLL
C6FD	VVCMPD	E6FD	Illegal Vector Opcode
C7FD	VSCMPD	E7FD	Illegal Vector Opcode
C8FD	VVBISL	E8FD	VVXORL
C9FD	VSBISL	E9FD	VSXORL
CAFD	Illegal Vector Opcode	EAFD	Illegal Vector Opcode
CBFD	Illegal Vector Opcode	EBFD	Illegal Vector Opcode
CCFD	VVBICL	ECFD	VVCVT
CDFD	VSBICL	EDFD	IOTA
CEFD	Illegal Vector Opcode	EEFD	VVMERGE
CFFD	Illegal Vector Opcode	EFFD	VSMERGE
D0FD	Reserved to Digital	F0FD	Reserved to Digital
D1FD	Reserved to Digital	F1FD	Reserved to Digital
D2FD	Reserved to Digital	F2FD	Reserved to Digital
D3FD	Reserved to Digital	F3FD	Reserved to Digital
D4FD	Reserved to Digital	F4FD	Reserved to Digital
D5FD	Reserved to Digital	F5FD	Reserved to Digital
D6FD	Reserved to Digital	F6FD	CVTHF
D7FD	Reserved to Digital	F7FD	CVTHD
D8FD	Reserved to Digital	F8FD	Reserved to Digital
D9FD	Reserved to Digital	F9FD	Reserved to Digital
DAFD	Reserved to Digital	FAFD	Reserved to Digital
DBFD	Reserved to Digital	FBFD	Reserved to Digital
DCFD	Reserved to Digital	FCFD	Reserved to Digital
DDFD	Reserved to Digital	FCFE	Reserved to Digital

(continued on next page)

Permanent Symbol Table Defined for Use with VAX MACRO

Table D-3 (Cont.) Two_Byte Opcodes (Numeric Order)

Hex Value	Mnemonic	Hex Value	Mnemonic
DEFD	Reserved to Digital	FCFF	Reserved to Digital
DFFD	Reserved to Digital	FDFD	BUGL
		FEFF	BUGW
		FFFF	Reserved for all time

E

Exceptions That May Occur During Instruction Execution

Exceptions can be grouped into the following six classes:

- Arithmetic traps and faults
- Memory management exceptions
- Exceptions detected during operand reference
- Tracing
- Serious system failures

E.1 Arithmetic Traps and Faults

This section contains the descriptions of the exceptions that occur as the result of performing an arithmetic or conversion operation. They are mutually exclusive and are all assigned the same vector in the system control block (SCB) and the same signal “reason” code. Each exception indicates that an instruction has been completed (trap) or backed up (fault). An appropriate distinguishing exception type code is pushed onto the stack as a longword. Table E-1 lists the arithmetic exception type codes.

Table E-1 Arithmetic Exception Type Codes

Exception Type	Mnemonic	Decimal Value	Hexadecimal Value
Traps			
integer overflow	SS\$_INTOVF	1	1
integer divide-by-zero	SS\$_INTDIV	2	2
floating overflow	SS\$_FLTOVF	3	3
floating or decimal divide-by-zero	SS\$_FLTDIV	4	4
floating underflow	SS\$_FLTUND	5	5
decimal overflow	SS\$_DECOVF	6	6
subscript range	SS\$_SUBRNG	7	7
Faults			
floating underflow	SS\$_FLTOVF_F	8	8
floating divide-by-zero	SS\$_FLTDIV_F	9	9
floating underflow	SS\$_FLTUND_F	10	A

(continued on next page)

Exceptions That May Occur During Instruction Execution

E.1 Arithmetic Traps and Faults

E.1.1 Integer Overflow Trap

An integer overflow trap is an exception indicating that the last instruction executed had an integer overflow, which set the processor status longword (PSL) V bit, and that the integer overflow was enabled (the IV bit in the PSL was set). The stored result is the low-order part of the correct result. The N and Z bits in the PSL are set according to the stored result. The type code pushed onto the stack is 1 (SS\$_INTOVF).

E.1.2 Integer Divide-by-Zero Trap

An integer divide-by-zero trap is an exception indicating that the last instruction executed had an integer zero divisor. The stored result is equal to the dividend, and condition code V bit in the PSL is set. The type code pushed onto the stack is 2 (SS\$_INTDIV).

E.1.3 Floating Overflow Trap

A floating overflow trap is an exception indicating that the last instruction executed resulted in an exponent greater than the largest representable exponent for the data type after normalization and rounding. The stored result contains a one in the sign field and zeros in the exponent and fraction fields. This is a reserved operand. It causes a reserved operand fault if used in a subsequent floating point instruction. The N and V condition code bits in the PSL are set, and the Z and C bits in the PSL are cleared. The type code pushed onto the stack is 3 (SS\$_FLTTOVF).

E.1.4 Divide-by-Zero Trap

A floating divide-by-zero trap is an exception indicating that the last instruction executed had a floating zero divisor. The stored result is the reserved operand described previously for the floating overflow trap. The condition codes are set as they are for the floating overflow trap.

A decimal string divide-by-zero trap is an exception indicating that the last instruction executed had a decimal-string zero divisor. The destination, R0 to R5, and condition codes are UNPREDICTABLE. The zero divisor can be either +0 or -0.

The type code pushed onto the stack for both types of divide-by-zero is 4 (SS\$_FLTDIV).

Exceptions That May Occur During Instruction Execution

E.1 Arithmetic Traps and Faults

E.1.5 Floating Underflow Trap

A floating underflow trap is an exception indicating that the last instruction executed resulted in an exponent less than the smallest representable exponent for the data type after normalization and rounding, and that floating underflow was enabled (FU set). The stored result is zero. The N, V, and C condition codes bits in the PSL are cleared, and the Z bit in the PSL is set, except for the polynomial evaluation instruction POLYx. In POLYx, the trap occurs on completion of the instruction, which may be many operations after the underflow. The condition codes are set on the final result in POLYx. The type code pushed onto the stack is 5 (SS\$_FLTUND).

E.1.6 Decimal String Overflow Trap

A decimal string overflow trap is an exception indicating that the last instruction executed had a decimal-string result too large for the destination string provided, and that decimal overflow was enabled (the DV bit in the PSL was set). The V condition code bit in the PSL is always set. The type code pushed onto the stack is 6 (SS\$_DECOVF).

E.1.7 Subscript-Range Trap

A subscript range trap is an exception indicating that the last instruction was an INDEX instruction with a subscript operand that failed the range check. The value of the subscript operand is lower than the low operand or greater than the high operand. The result is stored in indexout, and the condition codes are set as if the subscript were within range. The type code pushed onto the stack is 7 (SS\$_SUBRNG).

E.1.8 Floating Overflow Fault

A floating overflow fault is an exception indicating that the last instruction executed resulted in an exponent greater than the largest representable exponent for the data type after normalization and rounding. The destination was unaffected, and the saved condition codes are UNPREDICTABLE. The saved program counter (PC) points to the instruction causing the fault. The POLYx instruction is suspended with the first-part-done bit (FPD) set. The type code pushed onto the stack is 8 (SS\$_FLTTOVF_F).

E.1.9 Divide-by-Zero Floating Fault

A floating divide-by-zero fault is an exception indicating that the last instruction executed had a floating zero divisor. The quotient operand was unaffected and the saved condition codes are UNPREDICTABLE. The saved PC points to the instruction causing the fault. The type code pushed onto the stack is 9 (SS\$_FLTDIV_F).

Exceptions That May Occur During Instruction Execution

E.1 Arithmetic Traps and Faults

E.1.10 Floating Underflow Fault

A floating underflow fault is an exception indicating that the last instruction executed resulted in an exponent less than the smallest representable exponent for the data type after normalization and rounding, and that floating underflow was enabled (the FU bit was set). The destination operand is unaffected. The saved condition codes are UNPREDICTABLE. The saved PC points to the instruction causing the fault. The POLY_x instruction is suspended with FPD set. The type code pushed onto the stack is 10 (SS\$_FLTUND_F).

E.2 Memory Management Exceptions

A memory management exception can be either an access control violation fault or a translation not valid fault.

E.2.1 Access Control Violation Fault

An access control violation fault is an exception indicating that the process attempted a reference not allowed at the current access mode.

E.2.2 Translation Not Valid Fault

A translation not valid fault is an exception indicating that the process attempted a reference to a page for which the valid bit in the page table had not been set.

Note that if a process attempts to reference a page for which the page table entry specifies both translation not valid fault and access control violation, an access control violation fault occurs.

E.3 Exceptions Detected During Operand Reference

Two exceptions are possible during operand reference: the reserved addressing mode fault and the reserved operand exception.

E.3.1 Reserved Addressing Mode Fault

A reserved addressing mode fault is an exception indicating that an operand specifier attempted to use an addressing mode that is disallowed. No parameters are pushed.

E.3.2 Reserved Operand Exception

A reserved operand exception is an exception indicating that an accessed operand has a format reserved for future use by Digital. No parameters are pushed onto the stack. This exception always backs up the saved PC to point to the opcode. The exception service routine may determine the type of operand by examining the opcode using the saved PC.

Exceptions That May Occur During Instruction Execution

E.3 Exceptions Detected During Operand Reference

Note that only the changes made by instruction fetch and the changes made because of operand specifier evaluation may be restored. Therefore, some instructions are not restartable. These exceptions are labeled as aborts rather than as faults. The saved PC is always restored properly unless the instruction attempted to modify it in a manner that results in UNPREDICTABLE results.

The reserved operand exceptions are caused by the following:

- Bit field too wide
- Invalid combination of bits in PSL restored by the return from interrupt (REI) instruction (fault)
- Invalid combination of bits in PSW mask longword during a return from procedure (RET) instruction (fault)
- Invalid combination of bits in the bit set PSW (BISPSW) or bit clear PSW (BICPSW) instructions (fault)
- Invalid call procedure with stack argument list (CALLS) or call procedure with general argument list (CALLG) instructions entry mask (fault)
- Invalid register number in the move from processor register (MFPR) instruction or move to processor register (MTPR) instruction (fault)
- Invalid PCB contents in the load processor context (LDPCTX) instruction for some implementations (abort)
- Unaligned operand in the add aligned word interlocked (ADAWI) instruction (fault)
- Invalid register contents in the move to processor register (MTPR) instruction for some implementations (fault)
- Invalid operand addresses in insert and remove queue interlocked (INSQHI, INSQTI, REMQHI, or REMQTI) instructions (fault)
- A floating point number that has the sign bit set and the exponent zero in the polynomial evaluation (POLY) instruction table (fault)
- POLY degree too large (fault)
- Decimal string too long (abort)
- Invalid digit in convert trailing numeric to packed (CVTTP) or convert separate numeric to packed (CVTSP) instructions (abort)
- Reserved pattern operator in the edit packed to character string (EDITPC) instruction (fault)
- Incorrect source string length at completion of EDITPC (abort)

Exceptions That May Occur During Instruction Execution

E.4 Exceptions Occurring as the Consequence of an Instruction

E.4 Exceptions Occurring as the Consequence of an Instruction

The following exceptions may occur as a consequence of instruction execution:

- Reserved or privileged instruction fault
- Opcode reserved to customers fault
- Instruction emulation exceptions
- Compatibility mode exception
- Change mode trap
- Breakpoint fault

Each is described in the following subsections.

E.4.1 Reserved or Privileged Instruction Fault

A reserved or privileged instruction fault occurs when the processor encounters an opcode that is not specifically defined or requires higher privileges than the current mode. No parameters are pushed onto the stack. Opcode FFFF (hex) will always fault.

E.4.2 Operand Reserved to Customers Fault

An opcode reserved to customers fault is an exception that occurs when an opcode reserved to customers is executed. The operation is identical to the reserved or privileged instruction fault, except that the event is caused by a different set of opcodes and faults through a different vector. All opcodes reserved to customers start with FC (hex), which is the XFC instruction. If the special instruction must generate a unique exception, one of the reserved-to-customer vectors should be used. An example might be an unrecognized second byte of the instruction.

The XFC fault is intended primarily for use with writable control store to implement installation-dependent instructions. The method used to enable and disable the handling of an XFC fault in user-written microcode is implementation dependent. Some implementations may transfer control to microcode without checking bits <1:0> of the exception vector.

E.4.3 Instruction Emulation Exceptions

When a subset processor executes a string instruction that is omitted from its instruction set, an emulation exception results. An emulation exception can occur through either of two system control block (SCB) vectors, depending on whether or not the first-part-done (FPD) bit in the program status longword was set at the beginning of the instruction. If the FPD bit is clear, a subset emulation trap occurs through the SCB vector at offset CB (hex), and a subset emulation trap frame is pushed onto the current stack. If the FPD bit is set, a suspended emulation fault

Exceptions That May Occur During Instruction Execution


E.4 Exceptions Occurring as the Consequence of an Instruction

occurs through the SCB vector at offset CC (hex), and the PC and the PSL are pushed onto the current stack.

E.4.4 Compatibility Mode Exception

A compatibility mode exception is an exception that occurs when the processor is in compatibility mode. A longword of information containing a code that indicates the exception type is pushed onto the stack. Figure E-1 shows the stack frame, which is the same as that for arithmetic exceptions.

Figure E-1 Compatibility Mode Exception Stack Frame



ZK-6351-GE

The compatibility type codes are shown in Table E-2.

Table E-2 Compatibility Mode Exception Type Codes

Exception Type	Decimal Value
Faults	
reserved opcode	0
BPT instruction	1
IOT instruction	2
EMT instruction	3
TRAP instruction	4
illegal instruction	5
Aborts	
odd address	6

All other exceptions in compatibility mode, including the access control violation fault, the translation not valid fault, and the machine check abort, occur by means of the regular native-mode vector.

Exceptions That May Occur During Instruction Execution

E.4 Exceptions Occurring as the Consequence of an Instruction

E.4.5 Change Mode Trap

A change mode trap is an exception occurring when one of the change mode instructions (CHMK, CHME, CHMS, or CHMU) is executed. The instruction operand is pushed onto the exception stack.

E.4.6 Breakpoint Fault

A breakpoint fault is an exception that occurs when the breakpoint instruction (BPT) is executed. The BPT instruction pushes the current PSL onto the stack.

To proceed from a breakpoint fault, a debugger or tracing program does the following:

- 1 Restores the original contents of the location containing the BPT instruction.
- 2 Sets the T bit in the PSL saved by the BPT fault. The PSL is on the stack.
- 3 Resumes operation of the main instruction stream.

When the instruction that has a breakpoint completes execution, a *trace exception* occurs. At this point, the tracing program takes control and does the following:

- 1 Reinserts the BPT instruction.
- 2 Restores the T bit to its original state (usually zero).
- 3 Resumes operation of the main instruction stream.

Note that if both tracing and breakpointing are in progress (if the PSL T bit was set at the time of the BPT), both the BPT restoration and a normal trace exception should be processed on the trace exception by the trace handler.

E.5 Trace Fault

Program tracing is used for many purposes. Debugging programs and evaluating program performance are the most common uses of program tracing.

A trace fault is an exception that occurs between instructions when trace is enabled. One trace fault occurs before the execution of each traced instruction. The address in the PC saved when a trace fault occurs is the address of the instruction after the trace fault that would normally be executed. The trace exception for an instruction takes precedence over all other exceptions. The detection of reserved instruction faults occurs after the trace fault. If a trace fault and a memory management fault (or an odd address abort during a compatibility mode instruction fetch) occur simultaneously, exceptions are taken in UNPREDICTABLE order.

To ensure that exactly one trace occurs per instruction despite other traps and faults, the PSL contains the trace enable (T) and trace pending (TP) bits.

Exceptions That May Occur During Instruction Execution

E.5 Trace Fault

The PSL TP bit generates a fault before any other processing at the start of the next instruction.

The following are rules of operation for trace:

- 1 At the beginning of an instruction, if the trace pending (TP) bit is set, it is cleared and a trace fault is taken.
- 2 The value of the trace enable (T) bit is loaded into the trace pending (TP) bit.
- 3 The detection of interrupts and other exceptions can occur during instruction execution. In this case, TP is cleared before the exception or interrupt is initiated. The system saves the entire PSL including the T bit and TP bit on interrupt or exception initiation and restores the PSL at the end with an REI. This makes interrupts and benign exceptions totally transparent to the executing program.

The following are conditions and results that might occur during instruction execution or before the next instruction:

- a. If the instruction faults or an interrupt is serviced, the PSL TP bit is cleared before the PSL is saved on the stack. The saved PC (the next lower word on the stack after the saved PSL) is set to the start of the faulting or interrupted instruction. Instruction execution is resumed at step 1.
- b. If the instruction aborts or takes an arithmetic trap, the PSL TP bit is not changed before the PSL is saved on the stack.
- c. If an interrupt is serviced after instruction completion and arithmetic traps but before the presence of tracing is checked at the start of the next instruction, the PSL TP bit is not changed before the PSL is saved on the stack.

E.5.1 Trace Operation When Entering a Change Mode Instruction

The routine entered by a change mode (CHMx) instruction is not traced because change mode clears T and TP in the new PSL that is used for whichever new mode is entered. However, if the T bit was set in the old PSW (the one to be saved) at the beginning of the change mode instruction, the system sets both the T and the TP bit in the saved PSL. Trace faults resume with the instruction that follows other returns from interrupt (REI) in the routine entered by the CHMx instruction. An instruction following an REI faults if T was set when the REI was executed, or if the TP bit in the saved PSL is set. In both cases, TP is set after the REI.

E.5.2 Trace Operation Upon Return From Interrupt

Note that a trace fault that occurs for an instruction following an REI instruction that had set the TP will be taken with the new PSL restored by the REI instruction. Thus, special care must be taken if exception or interrupt routines are traced.

Exceptions That May Occur During Instruction Execution

E.5 Trace Fault

E.5.3 Trace Operation After a BISPSW Instruction

If the T bit is set by a BISPSW instruction, trace faults begin with the second instruction after the BISPSW.

E.5.4 Trace Operation After a CALLS or CALLG Instruction

The CALLS and CALLG instructions save a clear T bit, although the T bit in the PSL is unchanged. This is done so that a debugger or trace program proceeding from a BPT fault does not get a spurious trace from the RET that matches the CALL.

E.6 Serious System Failures

The following are possible serious system failures:

- Kernel stack not valid abort
- Interrupt stack not valid halt
- Machine check exception

These system failures are described in the following sections.

E.6.1 Kernel Stack Not Valid Abort

The kernel stack not valid abort is an exception indicating that the kernel stack was not valid while the processor was pushing information onto it during the initiation of an exception or interrupt. This is usually an indication of a stack overflow or other operating system error. During this process, the attempted exception is transformed into an abort that uses the interrupt stack. Only the PSL and PC of the original exception are pushed onto the interrupt stack. The interrupt priority level (IPL) is raised to 1F (hex). If the exception vector bits <1:0> are not both 1, the operation of the processor is UNDEFINED.

Software can abort the process without aborting the system. However, because of the lost information, the process cannot be continued. If the kernel stack is not valid during the normal execution of an instruction (including CHMx or REI), the normal memory management fault is initiated.

E.6.2 Interrupt Stack Not Valid Halt

An interrupt stack not valid halt results when the interrupt stack was not valid or a memory error occurred while the processor was pushing information onto the interrupt stack during the initiation of an exception or interrupt. No further interrupt requests are acknowledged on the processor. The processor leaves the PC, the PSL, and the reason for the halt in registers so that they are available to a debugger, to the normal bootstrap routine, or to an optional watchdog bootstrap routine. A watchdog bootstrap routine can cause the processor to leave the halted state.

Exceptions That May Occur During Instruction Execution

E.6 Serious System Failures

E.6.3 Machine Check Exception

A machine check exception indicates that the processor detected an internal error. As is usual for exceptions, a machine check is taken regardless of current interrupt priority level (IPL). The machine check exception vector (bits 0 to 1) must specify 1 or the operation of the processor is UNDEFINED. The exception is taken on the interrupt stack, and IPL is raised to 1F (hex).

The processor pushes a machine check stack frame onto the interrupt stack, consisting of a count longword, an implementation-dependent number of error report longwords, and a PC, and a PSL. The count longword reports the number of bytes of error report pushed. For example, if 4 longwords of error report are pushed, the count longword will contain 16 (decimal).

Software can decide, on the basis of the information presented, whether to abort the current process if the machine check came from the process. The machine check includes any uncorrected bus and memory errors and any other processor-detected errors. Some processor errors cannot ensure the state of the machine at all. For such errors, the state is preserved as well as possible, given the circumstances.



Index

A

Abort

kernel stack not valid • E-10

Absolute expression • 3-9

Absolute mode • 5-14

assembling relative mode as • 6-22

Absolute queue • 9-82

manipulating • 9-85

ACBB (Add Compare and Branch Byte) instruction • 9-44

ACBD (Add Compare and Branch D_floating) instruction • 9-44

ACBF (Add Compare and Branch F_floating) instruction • 9-44

ACBG (Add Compare and Branch G_floating) instruction • 9-44

ACBH (Add Compare and Branch H_floating) instruction • 9-44

ACBL (Add Compare and Branch Long) instruction • 9-44

ACBW (Add Compare and Branch Word) instruction • 9-44

Access mode

vector • 10-20, 10-43, 10-49

ADAWI (Add Aligned Word Interlocked) instruction • 9-7

ADDB2 (Add Byte 2 Operand) instruction • 9-8

ADDB3 (Add Byte 3 Operand) instruction • 9-8

ADDD2 (Add D_floating 2 Operand) instruction • 9-107

ADDD3 (Add D_floating 3 Operand) instruction • 9-107

ADDF2 (Add F_floating 2 Operand) instruction • 9-107

ADDF3 (Add F_floating 3 Operand) instruction • 9-107

ADDG2 (ADD G_floating 2 Operand) instruction • 9-107

ADDG3 (ADD G_floating 3 Operand) instruction • 9-107

ADDH2 (ADD H_floating 2 Operand) instruction • 9-107

ADDH3 (ADD H_floating 3 Operand) instruction • 9-107

ADDL2 (Add Long 2 Operand) instruction • 9-8

ADDL3 (Add Long 3 Operand) instruction • 9-8

ADDP4 (Add Packed 4 Operand) instruction • 9-148

ADDP6 (Add Packed 6 Operand) instruction • 9-148

Address

access type • 8-17

instructions • 9-33

storage directive (.ADDRESS) • 6-4

translation vector • 10-47

virtual • 8-1

.ADDRESS directive • 6-4

Addressing mode • 5-1

absolute • 5-14, 6-22

autodecrement • 5-7

autoincrement • 5-5

autoincrement deferred • 5-6

branch • 5-18

determining • 6-68

displacement • 5-8

displacement deferred • 5-9

general • 5-15

general register • 5-1

summary • 8-28

immediate • 5-14

usage restricted in vector memory instructions • 10-51, 10-53

index • 5-16

literal • 5-10, 5-15

operand specifier formats • 8-18

program counter • 5-12

summary • 8-29

register • 5-4

register deferred • 5-5

relative • 5-12, 6-19, 6-22

relative deferred • 5-13, 6-19

summary • 5-1, C-10

Address storage directive (.ADDRESS) • 6-4

ADDW2 (Add Word 2 Operand) instruction • 9-8

ADDW3 (Add Word 3 Operand) instruction • 9-8

ADWC (Add with Carry) instruction • 9-9

.ALIGN directive • 6-5

Alignment vector • 10-29, 10-49

AND operator • 3-16

AOBLEQ (Add One and Branch Less Than or Equal) instruction • 9-46

AOBLSS (Add One and Branch Less Than) instruction • 9-47

Argument

actual • 4-1

in a macro • 4-1

Index

- Argument (Cont.)
 - length • 6–64
 - number of • 6–63
 - Arithmetic instruction
 - decimal string • 9–144
 - floating-point • 9–101
 - integer • 9–5
 - Arithmetic shift operator • 3–16
 - .ASCIC directive • 6–8
 - .ASCID directive • 6–9
 - ASCII
 - character set • A–1
 - operator • 3–12
 - .ASCII directive • 6–10
 - ASCII string storage directive • 6–7
 - counted (.ASCIC) • 6–8
 - string (.ASCII) • 6–10
 - string-descriptor (.ASCID) • 6–9
 - zero-terminated (.ASCIZ) • 6–11
 - .ASCIZ directive • 6–11
 - ASHL (Arithmetic Shift Long) instruction • 9–10
 - ASHP (Arithmetic Shift and Round Packed) instruction • 9–150
 - ASHQ (Arithmetic Shift Quad) instruction • 9–10
 - Assembler directives,
 - summary • C–1
 - Assembler notation • 10–17
 - Assembly termination • 6–25
 - Assembly termination directive (.END) • 6–25
 - Assignment statement • 1–1, 3–17
 - Asynchronous memory management exception handling • 10–19, 10–30
 - Autodecrement mode • 5–7
 - operand specifier format • 8–21
 - Autoincrement deferred mode • 5–6
 - operand specifier format • 8–20
 - Autoincrement mode • 5–5
 - operand specifier format • 8–19
-
- ## B
-
- Base operand specifier • 8–26
 - BBC (Branch on Bit Clear) instruction • 9–50
 - BBCC (Branch on Bit Clear and Clear) instruction • 9–51
 - BBCCI (Branch on Bit Clear and Clear Interlocked) instruction • 9–52
 - BBCS (Branch on Bit Clear and Set) instruction • 9–51
 - BBS (Branch on Bit Set) instruction • 9–50
 - BBSC (Branch on Bit Set and Clear) instruction • 9–51
 - BBSS (Branch on Bit Set and Set) instruction • 9–51
 - BBSSI (Branch on Bit Set and Set Interlocked) instruction • 9–52
 - BCC (Branch on Carry Clear) instruction • 9–48
 - BCS (Branch on Carry Set) instruction • 9–48
 - BEQL (Branch on Equal) instruction • 9–48
 - BEQLU (Branch on Equal Unsigned) instruction • 9–48
 - BGEQ (Branch on Greater Than or Equal) instruction • 9–48
 - BGEQU (Branch on Greater Than or Equal Unsigned) instruction • 9–48
 - BGTR (Branch on Greater Than) instruction • 9–48
 - BGTRU (Branch on Greater Than Unsigned) instruction • 9–48
 - BICB2 (Bit Clear Byte 2 Operand) instruction • 9–11
 - BICB3 (Bit Clear Byte 3 Operand) instruction • 9–11
 - BICL2 (Bit Clear Long 2 Operand) instruction • 9–11
 - BICL3 (Bit Clear Long 3 Operand) instruction • 9–11
 - BICPSW (Bit Clear PSW) instruction • 9–71
 - BICW2 (Bit Clear Word 2 Operand) instruction • 9–11
 - BICW3 (Bit Clear Word 3 Operand) instruction • 9–11
 - Binary operator • 3–15
 - summary • C–8
 - BISB2 (Bit Set Byte 2 Operand) instruction • 9–12
 - BISB3 (Bit Set Byte 3 Operand) instruction • 9–12
 - BISL2 (Bit Set Long 2 Operand) instruction • 9–12
 - BISL3 (Bit Set Long 3 Operand) instruction • 9–12
 - BISPSW (Bit Set PSW) instruction • 9–72
 - BISW2 (Bit Set Word 2 Operand) instruction • 9–12
 - BISW3 (Bit Set Word 3 Operand) instruction • 9–12
 - BITB (Bit Test Byte) instruction • 9–13
 - BITL (Bit Test Long) instruction • 9–13
 - BITW (Bit Test Word) instruction • 9–13
 - BLBC (Branch on Low Bit Clear) instruction • 9–53
 - BLBS (Branch on Low Bit Set) instruction • 9–53
 - BLEQ (Branch on Less Than or Equal) instruction • 9–48
 - BLEQU (Branch on Less Than or Equal Unsigned) instruction • 9–48
 - Block storage allocation directives (.BLKx) • 6–12
 - BLSS (Branch on Less Than) instruction • 9–48
 - BLSSU (Branch on Less Than Unsigned) instruction • 9–48
 - BNEQ (Branch on Not Equal) instruction • 9–48
 - BNEQU (Branch on Not Equal Unsigned) instruction • 9–48
 - BPT (Breakpoint Fault) instruction • 9–73
 - Branch access type • 8–17
 - Branch mode • 5–18

Branch mode (Cont.)

- operand specifier format • 8–29

- BRB (Branch Byte Displacement) instruction • 9–54
- BRW (Branch Word Displacement) instruction • 9–54
- BSBB (Branch to Subroutine Byte Displacement) instruction • 9–55
- BSBW (Branch to Subroutine Word Displacement) instruction • 9–55
- BUGL (Bugcheck Longword Message Identifier) instruction • 9–197
- BUGW (Bugcheck Word Message Identifier) instruction • 9–197
- BVC (Branch on Overflow Clear) instruction • 9–48
- BVS (Branch on Overflow Set) instruction • 9–48
- Byte data type • 8–1
- .BYTE directive • 6–14
- Byte storage directive (.BYTE) • 6–14

C

- Call frame • 9–64
- CALLG (Call Procedure With General Argument List) instruction • 9–65
- CALLS (Call Procedure with Stack Argument List) instruction • 9–67
- Carry condition code (C) • 8–15
- CASEB (Case Byte) instruction • 9–56
- CASEL (Case Long) instruction • 9–56
- CASEW (Case Word) instruction • 9–56
- Chaining of vector instructions • 10–22
- Character set
 - in source statement • 3–1
 - special characters • C–6
 - table • A–1
- Character string
 - data type • 8–7
 - instructions • 9–126
 - length • 6–64
- CHME (Change Mode to Executive) instruction • 9–190
- CHMK (Change Mode to Kernel) instruction • 9–190
- CHMS (Change Mode to Supervisor) instruction • 9–190
- CHMU (Change Mode to User) instruction • 9–190
- CLRB (Clear Byte) instruction • 9–14
- CLRD (Clear D_floating) instruction • 9–108
- CLRF (Clear F_floating) instruction • 9–108
- CLRG (Clear G_floating) instruction • 9–108
- CLRH (Clear H_floating) instruction • 9–108
- GLRL (Clear Long) instruction • 9–14
- CLRO (Clear Octa) instruction • 9–14
- CLRQ (Clear Quad) instruction • 9–14
- CLRW (Clear Word) instruction • 9–14
- CMPB (Compare Byte) instruction • 9–15
- CMPC3 (Compare Characters 3 Operand) instruction • 9–128
- CMPC5 (Compare Characters 5 Operand) instruction • 9–128
- CPD (Compare D_floating) instruction • 9–109
- CPF (Compare F_floating) instruction • 9–109
- CPG (Compare G_floating) instruction • 9–109
- CPH (Compare H_floating) instruction • 9–109
- CMPL (Compare Long) instruction • 9–15
- CMPP3 (Compare Packed 3 Operand) instruction • 9–152
- CMPP4 (Compare Packed 4 Operand) instruction • 9–152
- CMPV (Compare Field) instruction • 9–38
- CMPW (Compare Word) instruction • 9–15
- CMPZV (Compare Zero Extended Field) instruction • 9–38
- Colon (:)
 - in label field • 2–2
- Complement operator • 3–14
- Conditional assembly block directive
 - .ENDC • 6–26
 - (.IF) • 6–40
 - listing unsatisfied code • 6–89
- Condition code • 8–14, 9–4
 - carry (C) • 8–15
 - negative (N) • 8–15
 - overflow (V) • 8–15
 - zero (Z) • 8–15
- Context switch
 - scalar • 10–19, 10–20, 10–43
 - vector • 10–32
- Continuation character (-)
 - in listing file • 3–9
 - in source statement • 2–1
- Control instructions • 9–42
- CRC (Calculate Cyclic Redundancy Check) instruction • 9–142
- Created local label • 4–7
 - range • 3–7
- .CROSS directive • 6–16
- Cross-reference directive
 - .CROSS • 6–16
 - .NOCROSS • 6–16
 - (.NOCROSS) • 6–66
- Current location counter • 3–17
- CVTBD (Convert Byte to D_floating) instruction • 9–110

Index

- CVTBF (Convert Byte to F_floating) instruction • 9–110
- CVTBG (Convert Byte to G_floating) instruction • 9–110
- CVTBH (Convert Byte to H_floating) instruction • 9–110
- CVTBL (Convert Byte to Long) instruction • 9–16
- CVTBW (Convert Byte to Word) instruction • 9–16
- CVTDB (Convert D_floating to Byte) instruction • 9–110
- CVTDF (Convert D_floating to F_floating) instruction • 9–110
- CVTDH (Convert D_floating to H_floating) instruction • 9–110
- CVTDL (Convert D_floating to Long) instruction • 9–110
- CVTDW (Convert D_floating to Word) instruction • 9–110
- CVTFB (Convert F_floating to Byte) instruction • 9–110
- CVTFD (Convert F_floating to D_floating) instruction • 9–110
- CVTFG (Convert F_floating to G_floating) instruction • 9–110
- CVTFH (Convert F_floating to H_floating) instruction • 9–110
- CVTFL (Convert F_floating to Long) instruction • 9–110
- CVTFW (Convert F_floating to Word) instruction • 9–110
- CVTGB (Convert G_floating to Byte) instruction • 9–110
- CVTGF (Convert G_floating to F_floating) instruction • 9–110
- CVTGH (Convert G_floating to H_floating) instruction • 9–110
- CVTGL (Convert G_floating to Long) instruction • 9–110
- CVTGW (Convert G_floating to Word) instruction • 9–110
- CVTHB (Convert H_floating to Byte) instruction • 9–110
- CVTHD (Convert H_floating to D_floating) instruction • 9–110
- CVTHF (Convert H_floating to F_floating) instruction • 9–110
- CVTHG (Convert H_floating to G_floating) instruction • 9–110
- CVTHL (Convert H_floating to Long) instruction • 9–110
- CVTHW (Convert H_floating to Word) instruction • 9–110
- CVTLB (Convert Long to Byte) instruction • 9–16
- CVTLD (Convert Long to D_floating) instruction • 9–110
- CVTLF (Convert Long to F_floating) instruction • 9–110
- CVTLG (Convert Long to G_floating) instruction • 9–110
- CVTLH (Convert Long to H_floating) instruction • 9–110
- CVTLP (Convert Long to Packed) instruction • 9–153
- CVTLW (Convert Long to Word) instruction • 9–16
- CVTPL (Convert Packed to Long) instruction • 9–154
- CVTPS (Convert Packed to Leading Separate Numeric) instruction • 9–155
- CVTPT (Convert Packed to Trailing Numeric) instruction • 9–157
- CVTRDL (Convert Rounded D_floating to Long) instruction • 9–110
- CVTRFL (Convert Rounded F_floating to Long) instruction • 9–110
- CVTRGL (Convert Rounded G_floating to Long) instruction • 9–110
- CVTRHL (Convert Rounded H_floating to Long) instruction • 9–110
- CVTSP (Convert Leading Separate Numeric to Packed) instruction • 9–159
- CVTTP (Convert Trailing Numeric to Packed) instruction • 9–161
- CVTWB (Convert Word to Byte) instruction • 9–16
- CVTWD (Convert Word to D_floating) instruction • 9–110
- CVTWF (Convert Word to F_floating) instruction • 9–110
- CVTWG (Convert Word to G_floating) instruction • 9–110
- CVTWH (Convert Word to H_floating) instruction • 9–110
- CVTWL (Convert Word to Long) instruction • 9–16
- Cyclic redundancy check instruction • 9–141

D

- Data storage directive
 - .ADDRESS • 6–4
 - .ASCIC • 6–8
 - .ASCID • 6–9
 - .ASCII • 6–10
 - .ASCIZ • 6–11
 - .BYTE • 6–14
 - .D_FLOATING • 6–20
 - .F_FLOATING • 6–35
 - .G_FLOATING • 6–36

Data storage directive (Cont.)

- .H_FLOATING • 6–38
- .LONG • 6–56
- .OCTA • 6–70
- .PACKED • 6–74
- .QUAD • 6–82
- .SIGNED_BYTE • 6–91
- .SIGNED_WORD • 6–92
- .WORD • 6–102

Data type • 8–1

- byte • 8–1
- character string • 8–7
- floating-point • 8–3, 8–4, 8–5, 9–101
- integer • 8–1
- leading separate numeric string • 8–11
- longword • 8–2
- octaword • 8–3
- packed decimal string • 8–13
- quadword • 8–2
- string • 8–7
- trailing numeric string • 8–8
- variable-length bit field • 8–6
- word • 8–2

.DEBUG directive • 6–18

Debug directive (.DEBUG) • 6–18

Debugger

- module name • 6–23
- routine name • 6–23

DECB (Decrement Byte) instruction • 9–17

Decimal/hexadecimal conversion • B–2

- table • B–1

Decimal overflow enable (DV) • 8–16

Decimal string instructions • 9–144

DECL (Decrement Long) instruction • 9–17

DECW (Decrement Word) instruction • 9–17

.DEFAULT directive • 6–19

Default displacement length directive (.DEFAULT) • 6–19

Default result

- vector arithmetic exceptions • 10–6, 10–30, 10–68

Delimiter

- string argument • 4–3

Dependences

- vector results • 10–24

Direct assignment statement • 1–1, 3–17

Directive • 1–1, 6–1

- as operator • 2–3
- general assembler • 1–1, 6–1
- macro • 1–1, 6–1, 6–3
- summary • C–1

Disable assembler functions directive (.DISABLE) • 6–21

Disabled fault

- vector processor • 10–31, 10–32

.DISABLE directive • 6–21

Displacement deferred mode • 5–9

- operand specifier formats • 8–22

Displacement mode • 5–8

- operand specifier formats • 8–21

DIVB2 (Divide Byte 2 Operand) instruction • 9–18

DIVB3 (Divide Byte 3 Operand) instruction • 9–18

DIVD2 (Divide D_floating 2 Operand) instruction • 9–113

DIVD3 (Divide D_floating 3 Operand) instruction • 9–113

DIVF2 (Divide F_floating 2 Operand) instruction • 9–113

DIVF3 (Divide F_floating 3 Operand) instruction • 9–113

DIVG2 (Divide G_floating 2 Operand) instruction • 9–113

DIVG3 (Divide G_floating 3 Operand) instruction • 9–113

DIVH2 (Divide H_floating 2 Operand) instruction • 9–113

DIVH3 (Divide H_floating 3 Operand) instruction • 9–113

Divide-by-zero trap • 8–16

DIVL2 (Divide Long 2 Operand) instruction • 9–18

DIVL3 (Divide Long 3 Operand) instruction • 9–18

DIVP (Divide Packed) instruction • 9–163

DIVW2 (Divide Word 2 Operand) instruction • 9–18

DIVW3 (Divide Word 3 Operand) instruction • 9–18

.DOUBLE directive • 6–20

D_floating data type • 8–4, 9–102

.D_FLOATING directive • 6–20

E

Edit

- instruction • 9–169
- vector • 10–83
- pattern operator • 9–170, 9–172

EDITPC (Edit Packed to Character String) instruction • 9–170

EDIV (Extended Divide) instruction • 9–19

EMODD (Extended Multiply and Integerize D_floating) instruction • 9–115

EMODF (Extended Multiply and Integerize F_floating) instruction • 9–115

EMODG (Extended Multiply and Integerize G_floating) instruction • 9–115

Index

- EMODH (Extended Multiply and Integerize H_ floating) instruction • 9–115
- EMUL (Extended Multiply) instruction • 9–20
- Enable assembler functions • 6–22
- .ENABLE directive • 6–22, 6–34
- .ENDC directive • 6–26
- End conditional assembly directive (.END) • 6–26
- .END directive • 6–25
- End macro definition directive (.ENDM) • 6–27
- .ENDM directive • 6–27
- .ENDR directive • 6–28
- .ENTRY directive • 6–29
- Entry mask • 9–63
- Entry point
 - defining • 6–29
- Entry point directive (.ENTRY) • 6–29
- EO\$ADJUST_INPUT (Adjust Input Length) pattern operator • 9–175
- EO\$BLANK_ZERO (Blank Backwards when Zero) pattern operator • 9–176
- EO\$CLEAR_SIGNIF (Clear Significance) pattern operator • 9–185
- EO\$END (End Edit) pattern operator • 9–177
- EO\$END_FLOAT (End Floating Sign) pattern operator • 9–178
- EO\$FILL (Store Fill) pattern operator • 9–179
- EO\$FLOAT (Float Sign) pattern operator • 9–180
- EO\$INSERT (Insert Character) pattern operator • 9–181
- EO\$LOAD_FILL (Load Fill Register) pattern operator • 9–182
- EO\$LOAD_MINUS (Load Sign Register If Minus) pattern operator • 9–182
- EO\$LOAD_PLUS (Load Sign Register If Plus) pattern operator • 9–182
- EO\$LOAD_SIGN (Load Sign Register) pattern operator • 9–182
- EO\$MOVE (Move Digits) pattern operator • 9–183
- EO\$REPLACE_SIGN (Replace Sign when Zero) pattern operator • 9–184
- EO\$SET_SIGNIF (Set Significance) pattern operator • 9–185
- EO\$STORE_SIGN (Store Sign) pattern operator • 9–186
- .ERROR directive • 6–31
- ETYPE • 10–6, 10–69
- .EVEN directive • 6–33
- Exception • E–1
 - access control violation • E–4
 - arithmetic • E–1
 - arithmetic type code • E–1
 - breakpoint • E–8
- Exception (Cont.)
 - change mode • E–8
 - compatibility mode • E–7
 - type code • E–7
 - control • 8–14
 - customer reserved opcode • E–6
 - decimal
 - string overflow • E–3
 - floating
 - divide-by-zero • E–2, E–3
 - overflow • E–2, E–3
 - underflow • E–3, E–4
 - instruction
 - emulation • E–6
 - execution • E–6
 - integer
 - divide-by-zero • E–2
 - overflow • E–2
 - kernel stack not valid • E–10
 - machine check • E–11
 - memory management • E–4
 - operand reference • E–4
 - reserved
 - addressing mode • E–4
 - operand • E–4
 - subscript-range • E–3
 - trace • E–8
 - trace operation • E–9
 - translation not valid • E–4
 - vector processor • 10–12, 10–28, 10–35
 - arithmetic • 10–6, 10–22, 10–28, 10–30, 10–68
 - floating-point • 10–68
 - memory management • 10–28
- Exception Condition Type
 - See ETYPE
- Exclusive OR operator • 3–16
- Execution model
 - vector processor • 10–18
- Expression • 3–9
 - absolute • 3–9
 - evaluation of • 3–9
 - example of • 3–10
 - external • 3–9
 - global • 3–9
 - relocatable • 3–9, 3–18
- Extent
 - syntax • 7–1
- .EXTERNAL directive • 6–34
- External expression • 3–9
- External symbol • 6–101

External symbol (Cont.)
 attribute directive (.EXTERNAL) • 6–34
 defining • 6–22, 6–34
 %EXTRACT operator • 4–10
 EXTV (Extract Field) instruction • 9–39
 EXTZV (Extract Zero Extended Field) instruction • 9–39

F

Fault

access control violation • E–4
 arithmetic • E–1
 arithmetic type code • E–1
 breakpoint • E–8
 customer reserved opcode • E–6
 floating
 divide-by-zero • E–3
 overflow • E–2, E–3
 underflow • E–4
 instruction execution • E–6
 memory management • E–4
 privileged instruction • E–6
 reserved
 addressing mode • E–4
 opcode • E–6
 trace • E–8
 translation not valid • E–4
 FFC (Find First Clear) instruction • 9–40
 FFS (Find First Set) instruction • 9–40
 Field • 2–1
 comment • 2–1, 2–3
 label • 2–1, 2–2
 must be zero (MBZ) • 7–1
 operand • 2–3
 operator • 2–3
 read as zero (RAZ) • 7–2
 should be zero (SBZ) • 7–2
 variable-length bit • 8–6
 .FLOAT directive • 6–35
 Floating overflow fault • 8–16
 Floating-point
 accuracy • 9–103
 rounding • 9–104
 zero • 9–102
 Floating-point constants (.D_FLOATING) • 6–20
 Floating-point data type • 8–3, 9–101
 D_floating • 8–4
 G_floating • 8–4
 H_floating • 8–5

Floating-point instructions • 9–101
 vector • 10–68
 Floating-point number • 9–101
 format • 3–3
 .F_FLOATING • 6–35
 .G_FLOATING • 6–36
 .H_FLOATING • 6–38
 in source statement • 3–3
 rounding • 6–23
 storage • 6–20
 storing • 6–35, 6–36, 6–38
 truncating • 6–23
 Floating-point operator • 3–14
 Floating-point storage directive
 .D_FLOATING • 6–20
 (.F_FLOATING) • 6–35
 (.G_FLOATING) • 6–36
 Floating underflow enable (FU) • 8–16
 Formal argument • 4–1
 Frame
 call • 9–64
 stack • 9–64
 F_floating data type • 8–3, 9–102
 .F_FLOATING directive • 6–35

G

General mode • 5–15
 General register mode • 5–1
 summary • 8–28
 .GLOBAL directive • 6–37
 Global expression • 3–9
 Global label • 2–2
 Global symbol • 3–6, 6–101
 attribute directive (.GLOBAL) • 6–37
 defining • 6–22, 6–34, 6–37
 defining for shareable image • 6–96
 G_floating data type • 8–4, 9–102
 .G_FLOATING directive • 6–36

H

HALT (Halt) instruction • 9–74, 10–43
 interrupt stack not valid • E–10
 synchronizing vector memory before • 10–43
 Hardware errors
 vector • 10–31, 10–47
 Hexadecimal/decimal conversion • B–1

Index

Hexadecimal/decimal conversion (Cont.)

table • B-1

H_floating data type • 8-5

.H_FLOATING directive • 6-38

H_floating-point storage directive (.H_FLOATING) • 6-38

I

I/O space references

vector • 10-29, 10-42, 10-43, 10-47

.IDENT directive • 6-39

Identification directive (.IDENT) • 6-39

.IF directive • 6-40

.IF_FALSE directive • 6-43

.IF_TRUE directive • 6-43

.IF_TRUE_FALSE directive • 6-43

.IIF directive • 6-46

Immediate conditional assembly block directive (.IIF) • 6-46

Immediate mode • 5-14

contrasted with literal mode • 5-15

Immediate mode addressing

usage restricted in vector memory instructions • 10-51, 10-53

INCB (Increment Byte) instruction • 9-21

INCL (Increment Long) instruction • 9-21

Inclusive OR operator • 3-16

INCW (Increment Word) instruction • 9-21

Indefinite repeat argument directive (.IRP) • 6-47

Indefinite repeat character directive (.IRPC) • 6-49

INDEX (Compute Index) instruction • 9-75

Index mode • 5-16

operand specifier format • 8-26

INSQHI (Insert Entry into Queue at Head, Interlocked) instruction • 9-89

INSQTI (Insert Entry into Queue at Tail, Interlocked) instruction • 9-91

INSQUE (Insert Entry in Queue) instruction • 9-93

Instruction • 1-1, 9-1

address • 9-33

arithmetic • 9-5, 9-101, 9-144

as operator • 2-3

character string • 9-126

control • 9-42

decimal string • 9-144

floating-point • 9-101

format • 8-16

integer • 9-5

logical • 9-5

Instruction (Cont.)

packed decimal • 9-144

procedure call • 9-63

queue • 9-82

set • 9-1

string • 9-126, 9-144

variable-length bit field • 9-36

vector • 10-9, 10-18, 10-21

Instruction notation

operand specifier • 9-2

operation description • 9-3

INSV (Insert Field) instruction • 9-41

Integer

data type • 8-1

in source statement • 3-3

unsigned • 8-1, 8-2

Integer instructions • 9-5

vector • 10-57

Integer overflow enable (IV) • 8-15

Interlocked instructions • 10-43

Internal processor register

See IPR

Interrupts • 10-43

IOTA (Generate Compressed Iota Vector) instruction • 10-86

IPR (internal processor register)

vector • 10-3, 10-9

.IRPC directive • 6-49

.IRP directive • 6-47

J

JMP (Jump) instruction • 9-58

JSB (Jump to Subroutine) instruction • 9-59

K

Keyword argument • 4-3

L

Label

created local • 4-7

global • 2-2

user-defined local • 3-7, 4-7

LDPCTX (Load Process Context) instruction • 9–193, 10–47

Leading separate numeric string
 data type • 8–11

%LENGTH operator • 4–8

.LIBRARY directive • 6–51

.LINK directive • 6–52
 /INCLUDE qualifier • 6–52
 /LIBRARY qualifier • 6–52
 /SELECTIVE_SEARCH qualifier • 6–53
 /SHAREABLE qualifier • 6–53

.LIST directive • 6–55
 See also .SHOW directive

Listing control directive
 .IDENT • 6–39
 .LIST • 6–55
 .NLIST • 6–65
 .NOSHOW • 6–67, 6–89
 .PAGE • 6–75
 .SHOW • 6–89

Listing level count • 6–90

Listing table of contents • 6–94

Literal mode • 5–10
 contrasted with immediate mode • 5–15
 operand specifier format • 8–23

Local label
 saving • 6–87
 user-defined • 3–7

Local label block
 ending • 6–22
 starting • 6–22

Local symbol • 3–6

%LOCATE operator • 4–9

Location control directive
 .ALIGN • 6–5
 .BLKx • 6–12

Location counter alignment directive
 (.ODD) • 6–71

Location counter control directive
 (.EVEN) • 6–33

LOCC (Locate Character) instruction • 9–130

Logical AND operator
 See AND operator

Logical exclusive OR operator
 See Exclusive OR operator

Logical functions, vector • 10–64

Logical inclusive OR operator
 See Inclusive OR operator

Logical instruction • 9–5

.LONG directive • 6–56

Longword data type • 8–2

Longword storage directive (.LONG) • 6–56

M

Machine checks • 10–43, 10–47

Macro • 4–1
 nested • 4–4
 passing numeric value to • 4–6
 with the same name as an opcode • 6–58

Macro argument • 4–1
 actual • 4–1
 concatenated • 4–5
 delimited • 4–3, 4–5
 formal • 4–1
 keyword • 4–3
 positional • 4–3
 string • 4–3

Macro call • 4–1
 as operator • 2–3
 listing • 6–89
 number of arguments • 6–63

Macro call directive (.MCALL) • 6–60

Macro definition • 4–1
 default value • 4–2
 end • 6–27
 labeling in • 4–7
 listing • 6–89

Macro definition directive
 (.MACRO) • 6–57

Macro deletion directive (.MDELETE) • 6–61

.MACRO directive • 6–57

Macro exit directive (.MEXIT) • 6–62

Macro expansion
 listing • 6–89
 printing • 4–1
 terminating • 6–62

Macroinstruction
 See Macro

Macro library
 adding a name to • 6–51

Macro library directive (.LIBRARY) • 6–51

Macro link directive (.LINK) • 6–52

Macro name • 3–6

Macro operator
 %EXTRACT • 4–10
 %LENGTH • 4–8
 %LOCATE • 4–9
 string • 4–8

Index

- Macro string operator
 - summary • C-8
- Mask
 - entry • 9-63
 - register • 3-13
 - register save • 6-29, 6-59
- .MASK directive • 6-59
- Masked vector operations • 10-12
- MATCHC (Match Characters) instruction • 9-131
- MBZ field • 7-1
- .MCALL directive • 6-60
- MCOMB (Move Complemented Byte) instruction • 9-22
- MCOML (Move Complemented Long) instruction • 9-22
- MCOMW (Move Complemented Word) instruction • 9-22
- .MDELETE directive • 6-61
- Memory
 - See Vector memory
- Memory management
 - exception • E-4
 - fault • E-4
 - vector • 10-47
 - memory management disabled • 10-47
 - TB • 10-7, 10-8, 10-20, 10-32, 10-34, 10-41, 10-47
- Memory management exceptions
 - vector • 10-28
 - asynchronous MME handling • 10-30
 - fault parameter • 10-28
 - PTE bit • 10-29
 - VAL bit • 10-29
 - VAS bit • 10-29
 - VIO bit • 10-29
 - fault stack frame • 10-28
 - synchronous MME handling • 10-30
 - system control block (SCB) • 10-28
- Memory synchronization
 - required use of • 10-42
- Message display directive
 - (.ERROR) • 6-31
 - (.PRINT) • 6-76
- Message warning display directive
 - (.WARN) • 6-99
- .MEXIT directive • 6-62
- MFPR (Move from Processor Register) instruction • 9-196
 - vector IPRs • 10-3, 10-8, 10-32
 - VPSR • 10-6, 10-31, 10-41
- MFVP (Move from Vector Processor) instruction • 10-19, 10-35
- MNEGB (Move Negated Byte) instruction • 9-23
- MNEGD (Move Negated D_floating) instruction • 9-117
- MNEGF (Move Negated F_floating) instruction • 9-117
- MNEGG (Move Negated G_floating) instruction • 9-117
- MNEGH (Move Negated H_floating) instruction • 9-117
- MNEGL (Move Negated Long) instruction • 9-23
- MNEGW (Move Negated Word) instruction • 9-23
- Modify access type • 8-17
- Modify-fault
 - vector • 10-47
- Module name
 - made available to debugger • 6-23
- MOVAB (Move Address Byte) instruction • 9-34
- MOVAD (Move Address D_floating) instruction • 9-34
- MOVAF (Move Address F_floating) instruction • 9-34
- MOVAG (Move Address G_floating) instruction • 9-34
- MOVAH (Move Address H_floating) instruction • 9-34
- MOVAL (Move Address Long) instruction • 9-34
- MOVAO (Move Address Octa) instruction • 9-34
- MOVAQ (Move Address Quad) instruction • 9-34
- MOVAW (Move Address Word) instruction • 9-34
- MOVB (Move Byte) instruction • 9-24
- MOVC3 (Move Character 3 Operand) instruction • 9-132
- MOV5 (Move Character 5 Operand) instruction • 9-132
- MOV (Move D_floating) instruction • 9-118
- MOV (Move F_floating) instruction • 9-118
- MOV (Move G_floating) instruction • 9-118
- MOV (Move H_floating) instruction • 9-118
- MOVL (Move Long) instruction • 9-24
- MOV (Move Octa) instruction • 9-24
- MOV (Move Packed) instruction • 9-165
- MOVPSL (Move PSL) instruction • 9-77
- MOVQ (Move Quad) instruction • 9-24
- MOVTC (Move Translated Characters) instruction • 9-134
- MOVTUC (Move Translated Until Character) instruction • 9-136
- MOVW (Move Word) instruction • 9-24
- MOVZBL (Move Zero-Extended Byte to Long) instruction • 9-25
- MOVZBW (Move Zero-Extended Byte to Word) instruction • 9-25
- MOVZWL (Move Zero-Extended Word to Long) instruction • 9-25
- MSYNC (Memory Instruction Synchronization) instruction • 10-35, 10-39, 10-42, 10-44, 10-88

MTPR (Move to Processor Register) instruction •
 9–195, 10–47
 vector IPRs • 10–8, 10–47

MTVP (Move to Vector Processor) instruction • 10–90

MULB2 (Multiply Byte 2 Operand) instruction • 9–26

MULB3 (Multiply Byte 3 Operand) instruction • 9–26

MULD2 (Multiply D_floating 2 Operand) instruction •
 9–119

MULD3 (Multiply D_floating 3 Operand) instruction •
 9–119

MULF2 (Multiply F_floating 2 Operand) instruction •
 9–119

MULF3 (Multiply F_floating 3 Operand) instruction •
 9–119

MULG2 (Multiply G_floating 2 Operand) instruction •
 9–119

MULG3 (Multiply G_floating 3 Operand) instruction •
 9–119

MULH2 (Multiply H_floating 2 Operand) instruction •
 9–119

MULH3 (Multiply H_floating 3 Operand) instruction •
 9–119

MULL2 (Multiply Long 2 Operand) instruction • 9–26

MULL3 (Multiply Long 3 Operand) instruction • 9–26

MULP (Multiply Packed) instruction • 9–166

MULW2 (Multiply Word 2 Operand) instruction • 9–26

MULW3 (Multiply Word 3 Operand) instruction • 9–26

Must Be Zero
 See also MBZ
 See Field

N

.NARG directive • 6–63

.NCHR directive • 6–64

Negative condition code (N) • 8–15

.NLIST directive • 6–65
 See also .NOSHOW directive

.NOCROSS directive • 6–16, 6–66

NOP (No Operation) instruction • 9–78

.NOSHOW directive • 6–67, 6–89

.NTYPE directive • 6–68

Number
 See also Integer, Floating-point number, and
 Packed decimal string
 in source statement • 3–2

Number of arguments directive (.NARG) • 6–63

Number of characters directive (.NCHR) • 6–64

Numeric control operator • 3–14

Numeric string
 leading separate • 8–11
 trailing • 8–8

O

Object module
 identifying • 6–39
 naming • 6–95
 title • 6–95

.OCTA directive • 6–70

Octaword data type • 8–3

Octaword storage directive (.OCTA) • 6–70

.ODD directive • 6–71

One's complement
 of expression • 3–14

Opcode
 creating • 6–72
 defining • 6–83
 format • 8–16
 illegal vector • 10–17
 redefining • 6–58, 6–72
 summary • D–1
 alphabetic order • D–1
 numeric order • D–12
 with the same name as a macro • 6–58

Opcode definition directive (.OPDEF) • 6–72

.OPDEF directive • 6–72

Operand • 2–3
 determining addressing mode of • 6–68
 primary • 8–26
 reserved • 9–102, 9–103, 9–145

Operand generation directive
 (.REF16) • 6–83
 (.REF2) • 6–83
 (.REF4) • 6–83
 (.REF8) • 6–83

Operand specifier • 8–17
 access type notation • 9–2
 access types • 8–17
 base • 8–26
 data type notation • 9–2
 data types • 8–17
 notation • 9–2
 restrictions on usage for vector instructions •
 10–16

Operand specifier addressing mode formats • 8–18
 autodecrement mode • 8–21
 autoincrement deferred mode • 8–20
 autoincrement mode • 8–19

Index

Operand specifier addressing mode formats (Cont.)

- branch mode • 8–29
- displacement deferred mode • 8–22
- displacement mode • 8–21
- index mode • 8–26
- literal mode • 8–23
- register deferred mode • 8–19
- register mode • 8–19

Operand type directive (.NTYPE) • 6–68

Operator • 2–3

- AND • 3–16
- arithmetic shift • 3–16
- ASCII • 3–12
- binary • 3–15, C–8
- complement • 3–14
- exclusive OR • 3–16
- floating-point • 3–14
- inclusive OR • 3–16
- macro • 4–8
- macro string • C–8
- numeric control • 3–14
- pattern • 9–172
- radix control • 3–11
- register • 3–13
- summary • C–7
- textual • 3–12
- unary • 3–10, C–7

Overflow condition code (V) • 8–15

Overlapped vector instruction execution • 10–21

P

Packed decimal instructions • 9–144

Packed decimal string • 9–144

- data type • 8–13
- format • 3–4
- in source statement • 3–4
- storing • 6–74

Packed decimal string directive (.PACKED) • 6–74

.PACKED directive • 6–74

Page ejection directive (.PAGE) • 6–75

Pattern operator • 9–170, 9–172

Period (.)

- current location counter • 3–17

Permanent symbol • 3–5, 3–6

Permanent symbol table • D–1

POLYD (Polynomial Evaluation D_floating) instruction • 9–120

POLYF (Polynomial Evaluation F_floating) instruction • 9–120

POLYG (Polynomial Evaluation G_floating) instruction • 9–120

POLYH (Polynomial Evaluation H_floating) instruction • 9–120

POPL instruction • 9–27

POPR (Pop Registers) instruction • 9–79

Positional argument • 4–3

Power failure • 10–43

Primary operand • 8–26

.PRINT directive • 6–76

PROBER (Probe Read) instruction • 9–188

PROBEW (Probe Write) instruction • 9–188

Procedure call instructions • 9–63

Processor status longword (PSL) • 8–14

Processor status word (PSW) • 8–14

- condition codes • 8–14

- decimal overflow enable (DV) • 8–16

- floating underflow enable (FU) • 8–16

- integer overflow enable (IV) • 8–15

- trace trap enable (T) • 8–15

Program counter mode • 5–12

- summary • 8–29

Program execution time

- delaying • 9–78

Program section

- absolute • 6–80

- alignment • 6–80

- attributes • 6–77, 6–80

- defining • 6–77

- directive

- (.PSECT) • 6–77

- (.RESTORE_PSECT) • 6–86

- (.SAVE_PSECT) • 6–87

- name • 6–77, 6–80

- restoring context of • 6–86

- saving context of • 6–87

- saving local label • 6–87

- unnamed • 6–80

.PSECT directive • 6–77

PSL

- See Processor status longword

PSW

- See Processor status word

PUSHAB (Push Address Byte) instruction • 9–35

PUSHAD (Push Address D_floating) instruction • 9–35

PUSHAF (Push Address F_floating) instruction • 9–35

PUSHAG (Push Address G_floating) instruction • 9–35

PUSHAH (Push Address H_floating) instruction • 9–35

PUSHAL (Push Address Long) instruction • 9–35
 PUSHAQ (Push Address Quad) instruction • 9–35
 PUSHAW (Push Address Word) instruction • 9–35
 PUSHL (Push Long) instruction • 9–27
 PUSHR (Push Registers) instruction • 9–80

Q

.QUAD directive • 6–82
 Quadword • 8–2
 Quadword storage directive (.QUAD) • 6–82
 Queue • 9–82
 absolute • 9–82
 header • 9–82, 9–85
 inserting entries • 9–82, 9–85
 removing entries • 9–84, 9–87
 self-relative • 9–85
 Queue instructions • 9–82

R

Radix control operator • 3–11
 Range
 syntax • 7–1
 RAZ field • 7–2
 Read access type • 8–17
 Read As Zero
 See RAZ field
 .REFn directive • 6–83
 Register
 vector • 10–1
 control registers • 10–2
 internal processor registers • 10–3
 Register conflict
 vector • 10–23
 Register deferred mode • 5–5
 operand specifier format • 8–19
 Register mask operator • 3–13, 6–29
 Register mode • 5–4
 operand specifier format • 8–19
 Register name • 3–5, 3–6
 Register save mask • 6–29, 6–59
 Register save mask directive (.MASK) • 6–59
 REI (Return from Exception or Interrupt) instruction • 9–192
 Relative deferred mode • 5–13
 setting default displacement length • 6–19
 Relative mode • 5–12

Relative mode (Cont.)
 assembled as absolute mode • 6–22
 setting default displacement length • 6–19
 Relocatable expression • 3–9
 REMQHI (Remove Entry from Queue at Head, Interlocked) instruction • 9–95
 REMQTI (Remove Entry from Queue at Tail, Interlocked) instruction • 9–97
 REMQUE (Remove Entry from Queue) instruction • 9–99
 Repeat block
 argument substitution • 6–47
 character substitution • 6–49
 end • 6–28
 listing range definitions of • 6–89
 listing range expansions of • 6–89
 listing specifiers • 6–89
 terminating repetition • 6–62
 Repeat block directive (.REPEAT) • 6–84
 .REPEAT directive • 6–84
 Repeat range end directive (.ENDR) • 6–28
 Reserved operand • 9–102, 9–103, 9–145
 .RESTORE_PSECT directive • 6–86
 RET (Return from Procedure) instruction • 9–69
 ROTL (Rotate Long) instruction • 9–28
 Routine name
 made available to debugger • 6–23
 RSB (Return from Subroutine) instruction • 9–60

S

.SAVE_PSECT directive • 6–87
 SBWC (Subtract with Carry) instruction • 9–29
 SBZ field • 7–2
 Scalar/vector memory synchronization • 10–38
 SCANC (Scan Characters) instruction • 9–138
 Section name
 made available to debugger • 6–23
 Self-relative queue • 9–85
 Shift instruction
 vector • 10–67
 Shift operator • 3–16
 Short literal mode
 usage restricted in vector floating-point instructions • 10–16
 Should Be Zero
 See SBZ field
 .SHOW directive • 6–89
 Signed byte storage directive (.SIGNED BYTE) • 6–91

Index

- Signed word storage directive (.SIGNED_WORD) • 6–92
- .SIGNED_BYTE directive • 6–91
- .SIGNED_WORD directive • 6–92
- Significance indicator • 9–185
- SKPC (Skip Character) instruction • 9–139
- SOBGEQ (Subtract One and Branch Greater Than or Equal) instruction • 9–61
- SOBGTR (Subtract One and Branch Greater Than) instruction • 9–62
- Source statement
 - See Statement
- SPANC (Span Characters) instruction • 9–140
- Stack frame • 9–64
- Statement • 1–1
 - character set • 3–1
 - comment • 2–3
 - continuation of • 2–1
 - format • 2–1
 - label • 2–2
 - operand • 2–3
 - operator • 2–3, C–7
 - special characters • C–6
- Stride
 - vector • 10–49
- String argument • 4–3
- String data type
 - character • 8–7
 - leading separate numeric • 8–11
 - packed decimal • 8–13
 - trailing numeric • 8–8
- String instructions • 9–126, 9–144
- String operator
 - in macro • 4–8
- SUBB2 (Subtract Byte 2 Operand) instruction • 9–30
- SUBB3 (Subtract Byte 3 Operand) instruction • 9–30
- Subconditional assembly block directive • 6–43
 - .IF_FALSE • 6–43
 - .IF_TRUE • 6–43
 - .IF_TRUE_FALSE • 6–43
- Subconditional assembly block directive (.IF_x) • 6–43
- SUBD2 (Subtract D_floating 2 Operand) instruction • 9–123
- SUBD3 (Subtract D_floating 3 Operand) instruction • 9–123
- SUBF2 (Subtract F_floating 2 Operand) instruction • 9–123
- SUBF3 (Subtract F_floating 3 Operand) instruction • 9–123
- SUBG2 (Subtract G_floating 2 Operand) instruction • 9–123
- SUBG3 (Subtract G_floating 3 Operand) instruction • 9–123
- SUBH2 (Subtract H_floating 2 Operand) instruction • 9–123
- SUBH3 (Subtract H_floating 3 Operand) instruction • 9–123
- SUBL2 (Subtract Long 2 Operand) instruction • 9–30
- SUBL3 (Subtract Long 3 Operand) instruction • 9–30
- SUBP4 (Subtract Packed 4 Operand) instruction • 9–167
- SUBP6 (Subtract Packed 6 Operand) instruction • 9–167
- .SUBTITLE directive • 6–94
- Subtitle listing control directive (.SUBTITLE) • 6–94
- SUBW2 (Subtract Word 2 Operand) instruction • 9–30
- SUBW3 (Subtract Word 3 Operand) instruction • 9–30
- Summary of OPCODES
 - alphabetic order • D–1
 - numeric order • D–12
- SVPCTX (Save Process Context) instruction • 9–194
- Symbol • 3–4
 - cross-referencing • 6–16, 6–66
 - determining value of • 3–6
 - external • 6–34, 6–101
 - global • 3–6, 6–34, 6–37, 6–96, 6–101
 - in operand field • 3–6
 - in operator field • 3–6
 - local • 3–6
 - macro name • 3–6
 - made available to debugger • 6–22
 - permanent • 3–5, 3–6
 - register name • 3–5, 3–6
 - suppressing • 6–23
 - transferral to VAX Symbolic Debugger • 6–18
 - undefined • 6–22
 - user-defined • 3–5, 3–6
- Symbol attribute directive (.WEAK) • 6–101
- Symbol definition for shareable image • 6–96
- Symbol for shareable image directive (.TRANSFER) • 6–96
- SYNC (Scalar/Vector Instruction Synchronization) instruction • 10–20, 10–37, 10–88
- Synchronization • 10–37
- Synchronous memory management exception handling • 10–30
- System Control Block (SCB) vector • 10–28
- System failure • E–10

T

Tab stops
 in source statement • 2–1

TB (Translation buffer)
 vector • 10–7, 10–8, 10–20, 10–32, 10–34, 10–41, 10–47

TBIA (TB Invalidate All) instruction • 10–47

TBIS (TB Invalidate Single) instruction • 10–47

Term in MACRO statement • 3–9

Textual operator • 3–12

.TITLE directive • 6–95

Title listing control directive
 (.TITLE) • 6–95

Traceback • 6–23

Trace trap enable (T) • 8–15

Trailing numeric string
 data type • 8–8

.TRANSFER directive • 6–96

Translation buffer
 See TB

Trap
 arithmetic • E–1
 arithmetic type code • E–1
 change mode • E–8
 decimal
 string overflow • E–3
 decimal overflow • 8–16
 divide by zero • 8–16
 floating
 divide-by-zero • E–2
 overflow • E–2
 underflow • E–3
 integer
 divide-by-zero • E–2
 overflow • E–2
 integer overflow • 8–15
 subscript-range • E–3
 trace • 8–15

TSTB (Test Byte) instruction • 9–31

TSTD (Test D_floating) instruction • 9–125

TSTF (Test F_floating) instruction • 9–125

TSTG (Test G_floating) instruction • 9–125

TSTH (Test H_floating) instruction • 9–125

TSTL (Test Long) instruction • 9–31

TSTW (Test Word) instruction • 9–31

U

Unary operator • 3–10
 summary • C–7

UNDEFINED results • 7–1

UNPREDICTABLE results • 7–1

User-defined local label • 3–7
 range • 3–7

User-defined symbol • 3–5, 3–6

V

VADD (Vector Floating Add) instruction • 10–70

VADDL (Vector Integer Add) instruction • 10–57

VAER (Vector Arithmetic Exception Register) • 10–6

Variable bit base address access type • 8–17

Variable-length bit field
 bytes referenced • 8–7
 data type • 8–6

Variable-length bit field instructions • 9–36

VAX condition codes • 10–17

VBIC (Vector Bit Clear) instruction • 10–64

VBIS (Vector Bit Set) instruction • 10–64

VCMP (Vector Floating Compare) instruction • 10–72

VCMP (Vector Integer Compare) instruction • 10–59

VCR (Vector Count Register) • 10–3, 10–88, 10–90

VDIV (Vector Floating Divide) instruction • 10–78

Vector address translation • 10–47

Vector code
 assembling • 6–23

Vector control word • 10–9, 10–13, 10–17

EXC (Exception Enable) bit • 10–11, 10–12, 10–13, 10–17, 10–28, 10–58, 10–61, 10–63, 10–68, 10–71, 10–76, 10–79, 10–81, 10–83

MI (Modify Intent) bit • 10–11, 10–12, 10–18, 10–50, 10–53

MOE (Masked Operations Enable) bit • 10–11, 10–12, 10–18

MTF (Match True/False) bit • 10–11, 10–12, 10–18

register specifier fields • 10–13

Vector Count Register
 See VCR

Vector instruction
 decoding • 10–18
 execution • 10–21
 formats • 10–9

Vector Length Register
 See VLR


Index

- Vector Logical Functions • 10–64
 - Vector Mask Register
 - See VMR
 - Vector memory
 - accessing page tables • 10–47
 - access mode • 10–20, 10–49
 - alignment • 10–49
 - HALT considerations • 10–43
 - indicating intent to modify • 10–12
 - instructions • 10–49
 - management
 - See Memory management
 - required use of synchronization instructions • 10–42
 - scalar/vector synchronization of • 10–38
 - stride • 10–49
 - Vector Memory Activity Check Register
 - SeeVMAC
 - Vector opcode
 - See Appendix D
 - Vector processor disabled • 10–31, 10–32
 - Vector Processor Status Register
 - See VPSR
 - Vector registers • 10–1
 - Vector State Address Register
 - See VSAR
 - VGATH (Gather Memory Data into Vector Register) instruction • 10–12, 10–16, 10–44
 - Virtual address • 8–1
 - VLD (Load Memory Data into Vector REGISTER) instruction • 10–12, 10–16, 10–44, 10–50
 - VLR (Vector Length Register) • 10–2, 10–88, 10–90
 - VMAC (Vector Memory Activity Check) Register • 10–7, 10–20, 10–40, 10–42, 10–44, 10–48
 - VMERGE (Vector Merge) instruction • 10–84
 - VMR (Vector Mask Register) • 10–3, 10–24, 10–88, 10–90
 - VMUL (Vector Floating Multiply) instruction • 10–80
 - VMULL (Vector Integer Multiply) instruction • 10–61
 - VPSR (Vector Processor Status Register) • 10–4, 10–5, 10–6
 - AEX (Arithmetic Exception) bit • 10–5, 10–31, 10–32, 10–33, 10–34
 - BSY (Busy) bit • 10–4, 10–5, 10–6, 10–8, 10–20, 10–21, 10–33, 10–39, 10–47, 10–48
 - IMP (Implementation-Specific Hardware Error) bit • 10–5, 10–31, 10–32, 10–33, 10–34, 10–47, 10–48
 - IVO (Illegal Vector Opcode) bit • 10–5, 10–17, 10–31, 10–32, 10–33, 10–34
 - VPSR (Vector Processor Status Register) (Cont.)
 - MF (Memory Fault) bit • 10–4, 10–19, 10–30, 10–34
 - PMF (Pending Memory Fault) bit • 10–4, 10–19, 10–30, 10–33, 10–34
 - RLD (State Reload) bit • 10–4, 10–5, 10–34
 - RST (State Reset) bit • 10–4, 10–5, 10–6, 10–8, 10–33, 10–41
 - STS (State Store) bit • 10–4, 10–5, 10–33
 - VEN (Enable) bit • 10–4, 10–5, 10–6, 10–18, 10–20, 10–31, 10–33, 10–34, 10–47, 10–48
 - VSAR (Vector State Address Register) • 10–7
 - VSCAT (Scatter Vector Register Data into Memory) instruction • 10–12, 10–16, 10–44, 10–56
 - VSL (Vector Shift Logical) instruction • 10–67
 - VST (Store Vector Register Data into Memory) instruction • 10–12, 10–16, 10–44, 10–54
 - VSUB (Vector Floating Subtract) instruction • 10–82
 - VSUBL (Vector Integer Subtract) instruction • 10–63
 - VSYN (Synchronize Vector Memory Access) instruction • 10–41, 10–42, 10–44, 10–91
 - VTBIA (Vector TB Invalidate All) instruction • 10–7, 10–8, 10–32, 10–34, 10–41, 10–47
 - VVCVT (Vector Convert) instruction • 10–75
 - VXOR (Vector Exclusive Or) instruction • 10–64
-
- ## W
-
- .WARN directive • 6–99
 - .WEAK directive • 6–101
 - Word data type • 8–2
 - .WORD directive • 6–102
 - Word storage directive (.WORD) • 6–102
 - Write access type • 8–17
-
- ## X
-
- XFC (Extended Function Call) instruction • 9–81
 - XORB2 (Exclusive OR Byte 2 Operand) instruction • 9–32
 - XORB3 (Exclusive OR Byte 3 Operand) instruction • 9–32
 - XORL2 (Exclusive OR Long 2 Operand) instruction • 9–32
 - XORL3 (Exclusive OR Long 3 Operand) instruction • 9–32
 - XORW2 (Exclusive OR Word 2 Operand) instruction • 9–32

XORW3 (Exclusive OR Word 3 Operand) instruction •
9–32

Z

Zero condition code (Z) • 8–15



How to Order Additional Documentation

Technical Support

If you need help deciding which documentation best meets your needs, call 800-343-4040 before placing your electronic, telephone, or direct mail order.

Electronic Orders

To place an order at the Electronic Store, dial 800-DEC-DEMO (800-332-3366) using a 1200- or 2400-baud modem. If you need assistance using the Electronic Store, call 800-DIGITAL (800-344-4825).

Telephone and Direct Mail Orders

Your Location	Call	Contact
Continental USA, Alaska, or Hawaii	800-DIGITAL	Digital Equipment Corporation P.O. Box CS2008 Nashua, New Hampshire 03061
Puerto Rico	809-754-7575	Local Digital subsidiary
Canada	800-267-6215	Digital Equipment of Canada Attn: DECdirect Operations KAO2/2 P.O. Box 13000 100 Herzberg Road Kanata, Ontario, Canada K2K 2A6
International	_____	Local Digital subsidiary or approved distributor
Internal ¹	_____	USASSB Order Processing - WMO/E15 or U.S. Area Software Supply Business Digital Equipment Corporation Westminster, Massachusetts 01473

¹For internal orders, you must submit an Internal Software Order Form (EN-01740-07).



Reader's Comments

VAX MACRO and
Instruction Set Reference
Manual
AA-LA89B-TE

Please use this postage-paid form to comment on this manual. If you require a written reply to a software problem and are eligible to receive one under Software Performance Report (SPR) service, submit your comments on an SPR form.

Thank you for your assistance.

I rate this manual's:	Excellent	Good	Fair	Poor
Accuracy (software works as manual says)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Completeness (enough information)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Clarity (easy to understand)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Organization (structure of subject matter)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Figures (useful)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Examples (useful)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Index (ability to find topic)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Page layout (easy to find information)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

I would like to see more/less _____

What I like best about this manual is _____

What I like least about this manual is _____

I found the following errors in this manual:

Page	Description
_____	_____
_____	_____
_____	_____
_____	_____

Additional comments or suggestions to improve this manual:

I am using **Version** _____ of the software this manual describes.

Name/Title _____ Dept. _____

Company _____ Date _____

Mailing Address _____


Phone _____

--- Do Not Tear - Fold Here and Tape ---

digital™



No Postage
Necessary
if Mailed
in the
United States



BUSINESS REPLY MAIL
FIRST CLASS PERMIT NO. 33 MAYNARD MASS.

POSTAGE WILL BE PAID BY ADDRESSEE

DIGITAL EQUIPMENT CORPORATION
Corporate User Publications—Spit Brook
ZK01-3/J35 110 SPIT BROOK ROAD
NASHUA, NH 03062-9987



--- Do Not Tear - Fold Here ---

Cut Along Dotted Line

Reader's Comments

VAX MACRO and
Instruction Set Reference
Manual
AA-LA89B-TE

Please use this postage-paid form to comment on this manual. If you require a written reply to a software problem and are eligible to receive one under Software Performance Report (SPR) service, submit your comments on an SPR form.

Thank you for your assistance.

I rate this manual's:	Excellent	Good	Fair	Poor
Accuracy (software works as manual says)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Completeness (enough information)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Clarity (easy to understand)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Organization (structure of subject matter)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Figures (useful)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Examples (useful)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Index (ability to find topic)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Page layout (easy to find information)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

I would like to see more/less _____

What I like best about this manual is _____

What I like least about this manual is _____

I found the following errors in this manual:

Page	Description
_____	_____
_____	_____
_____	_____
_____	_____
_____	_____

Additional comments or suggestions to improve this manual:

I am using **Version** _____ of the software this manual describes.

Name/Title _____ Dept. _____

Company _____ Date _____

Mailing Address _____


Phone _____

--- Do Not Tear - Fold Here and Tape ---

digitalTM



No Postage
Necessary
if Mailed
in the
United States



BUSINESS REPLY MAIL
FIRST CLASS PERMIT NO. 33 MAYNARD MASS.

POSTAGE WILL BE PAID BY ADDRESSEE

DIGITAL EQUIPMENT CORPORATION
Corporate User Publications—Spit Brook
ZK01-3/J35 110 SPIT BROOK ROAD
NASHUA, NH 03062-9987



--- Do Not Tear - Fold Here ---

Cut Along Dotted Line