

7220-1 BUBBLE MEMORY CONTROLLER

7220-1	0 to 70°C
7220-5	-20 to +85°C


- 8080/8085/8088/8086 Microprocessor Interface
- Interfaces Up to Eight BPK-70 Bubble Storage Subsystems
- Self-Contained Timing

- DMA Handshake Capability
- Single or Multiple Page Block Transfers
- HMOS Technology
- Standard 40-Pin Dual In-Line Package

The Intel* 7220-1 is a complete Bubble Memory Controller (BMC) designed to provide all the interface between Intel Bubble Memories and standard microprocessors such as the 8080, 8085, 8088, and 8086.

The 7220-1 has self-contained timing generation and DMA handshake capability. Single and/or multiple page block transfer capability is supported.

The 7220-1 is capable of interfacing with up to eight BPK 70 one megabit bubble storage subsystems. The 7220-5 is capable of interfacing with up to four BPK 70 one megabit bubble storage subsystems. The 7220-1 uses Intel's high performance HMOS technology. The 7220-1 is packaged in a standard 40-pin dual in-line package. All inputs and outputs are directly TTL compatible and the device uses a single +5 volt supply.






Figure 2. Pin Configuration

Intel Corporation Assumes No Responsibility for the Use of Any Circuitry Other Than Circuitry Embodied in an Intel Product. No Other Circuit Patent Licenses are Implied.

c INTEL CORPORATION, 1982

NOVEMBER 1982

ORDER NUMBER: 210286-001



HARDWARE DESCRIPTION

The 7220-1 Bubble Memory Controller is packaged in a 40-pin Dual In-Line Package (DIP). The following lists the individual pins and describes their function.

Table 1. Pin Description

Signal Name	Pin No.	1/0	Source/Destination	Description	
V _{CC}	40			+5 VDC Supply	
GND	20	ı		Ground	
PWR.FAIL	1	ı	7230 CPG	A low forces a controlled stop sequence and holds BMC in an IDLE state (similar to RESET).	
RESET.OUT	2	0	7250 CPD/7242 FSA 7230 Reference Current Switch Cur		
CLK	3	-	Host Bus	4 MHz, TTL-level clock.	
RESET	4	-	Host Bus	A low on this pin forces the interruption of any BMC sequencer activity, performs a controlled shut-down, and initiates a reset sequence. After the reset sequence is concluded, a low on this pin causes a low on the RESET.OUT pin, furthermore, the next BMC sequencer command must be either the Initialize or Abort command; all other commands are ignored.	
RD	5	1	Host Bus	A low on this pin enables the BMC output data to be transferred to the host data bus (D ₀ -D ₈).	
WR	6	-	Host Bus	A low on this pin enables the contents of the host data bus $(D_0 \cdot D_8)$ to be transferred to the BMC.	
DACK	7		Host Bus	A low signal is a DMA acknowledge. This notifies the BMC that the next memory cycle is available to transfer data. This line should be active only when DMA transfer is desired and the DMA ENABLE bit has been set. \overline{CS} should not be active during DMA transfers except to read status. If DMA is not used, \overline{DACK} requires an external pullup to V_{cc} (5.1K ohm).	
DRQ	8	0	Host Bus	A high on this pin indicates that a data transfer between the BMC and the host memory is being requested.	
INT	9	0	Host Bus	A high on this pin indicates that the BMC has a new status and requires servicing when enabled by the host CPU.	
A ₀	10	_	Host Bus	A high on this pin selects the command/status registers. A low on this pin selects the data register.	
D ₀ ·D ₇	11-18	1/0	Host Bus	Host CPU data bus. An eight-bit bidirectional port which can be read or written by using the RD and WR strobes. D ₀ shall be the LSB.	
D ₈	19	1/0	Host Bus	Parity bit.	



Table 1. Pin Description (Continued)

Signal Name	Pin No.	1/0	Source/Destination	Description		
CS	21	1	Host Bus	Chip Select Input. A high on this pin shall disable the device to all but DMA transfers (i.e., it ignores bus activity and goes into a high impedance state).		
DIO	22	I/O	7242 FSA	A bidirectional active high data line that shall be used for serial communications with 7242 FSA devices.		
SYNC	23	0	7242 FSA	An active low output utilized to create time division multiplexing slots in a 7242 FSA chain. It shall also indicate the beginning of a data or command transfer between BMC and 7242 FSA.		
SHIFT.CLK	24	0	7242 FSA	A controller generated clock that initiates data transfer between selected FSAs and their corresponding bubble memory devices. The timing of SHIFT.CLK shall vary depending upon whether data is being read or written to the bubble memory.		
BUS.RD	25	0	•	An active low signal that indicates that the DIO line is in the output mode. It shall be used to allow off-board expansion of 7242 FSA devices.		
WAIT	26	I/O	•	A bidirectional pin that shall be tied to the $\overline{\text{WAIT}}$ pin on other BMCs when operated in parallel. It shall indicate that an interrupt has been generated and that the other BMCs should halt in synchronization with the interrupting BMC. $\overline{\text{WAIT}}$ is an open collector active low signal. Requires an external pullup resistor to V_{cc} (5.1K ohm).		
ERR.FLG	27	l	7242 FSA	An active low input generated externally by 7242 FSA indicating that an error condition exists. It is an open collector input which requires an external pullup resistor (5.1K ohm).		
DET.ON	28	0	•	An active low signal that indicates the system is in the read mode and may be detecting. It is useful for power saving in the MBM.		
C/D	29	0	7242 FSA	A high on this line indicates that the BMC is beginning an FSA command sequence. A low on this line indicates that the BMC is beginning a data transmit or receive sequence.		
BOOT.SW.EN	30	0	7230 CPG	An active low signal which may be used for enabling the BOOT.SWAP of the 7230 CPG.		
SWAP.EN	31	0	7230 CPG	An active low signal used to create the swap function in external circuits.		
BOOT.EN	32	0	7230 CPG	An active low signal enabling the bootstrap loop replicate function in external circuitry.		
REP.EN	33	0	7230 CPG	An active low signal used to enable the replicate function in external circuitry.		
Тм.В	34	0	7230 CPG	An active low timing signal generated by the decoder logic for determining TRANSFER pulse width.		
TM.A	35	0	7230 CPG	An active low timing signal generated by the decoder logic for determining CUT pulse width.		
$\frac{\overline{Y}}{X}$, $\frac{\overline{Y}}{X}$, $\frac{\overline{Y}}{X}$	36-39	0	7250 CPD	Four active low timing signals generated by the decoding logic and used to create coil drive currents in the bubble memory device.		

^{*}Not used in minimum (128K byte) system.



FUNCTIONAL DESCRIPTION

The 7220-1 Bubble Memory Controller provides the user interface to the bubble memory system. The BMC generates all memory system timing and control, maintains memory address information, interprets and executes user request for data transfers, and provides a

Microprocessor-Bus compatible interface for the magnetic bubble memory system.

Figure 3 is a block diagram of the 7220-1 Bubble Memory Controller (BMC). The following paragraphs describe the functions of the individual functional sections of the BMC.




Figure 3. 7220-1 Bubble Memory Controller (BMC), Block Diagram

System Bus Interface—The System Bus Interface (SBI) logic contains the timing and control logic required to interface the BMC to a non-multiplexed bus. The logic also contains the circuitry to check and generate odd parity on transfers across the bus. The interface has input data, output data, and status data latches. The BMC can interface asynchronously to the host CPU. With a 4-MHz clock, it is capable of sustaining a 1.14 Mbyte per second transfer rate, while data is available in the BMC FIFO.

FIFO—The FIFO consists of a 40×8 bit FIFO RAM for data storage. The FIFO block also contains input and output data latches, providing double data buffering, to improve the R/W cycle times seen at the system bus interface. The FIFO may be used as a general purpose FIFO when a command is not being executed by the BMC Sequencer. In this mode, the FIFO READY status bit becomes a FIFO not-empty indicator indicating that

the RAM and input/output latches have at least one byte of data.

DMA and Interrupt Logic—The DRQ pin has two functions:

- (1) If the DMA enable bit in the enable register is set, the DRO pin, in conjunction with the DACK pin, provides a standard DMA transfer capability; i.e., it has the ability to handshake with an 8257 or 9517/8237 DMA controller chip.
- (2) If the DMA enable bit is reset, the DRQ pin acts as a "ready for data transfer interrupt" pin. It becomes active when 22 bytes may be read from or written into the BMC; it is reset when this condition no longer exists.

Register File—The register file contains 7 eight-bit registers that are accessible by the host CPU. Refer to the Register Section for details.



MBM Address Logic and RAM—The MBM address logic consists of the block length counter, starting address counter, adder, and MBM Address RAM. The MBM Address RAM is used to store the next available page address for each of up to 8 dual FSAs. The address maintained is the read address; the write address is generated, when needed, by adding a constant to the stored read address.

The block length counter enables multiple page transfers of up to 2048 pages in length.

The starting address counter is used as a register to hold the desired start address. Once the start address is reached, the counter is incremented on each subsequent page transfer so that its value is equal to the present read address.

DIO Bootloop Decoder/Encoder — Performs parallel-to-serial and serial-to-parallel conversions between the FIFO data and the serial bit stream on the DIO line. This block also generates the BUS.RD signal, which indicates the direction of data transfer on the DIO line (this is useful in situations which require external buffering on the DIO line). This block also contains the circuitry which decodes the bootloop data during a Read Bootloop or Initialize operation, and encodes the bootloop data during a Write Bootloop operation.

Sequencer—Controls the execution of commands by decoding the contents of its own internal ROM in which the BMC firmware is located. This block also sets and resets flags and status bits, and controls actions in other parts of the BMC.

Power Fail and Reset—Provides a means of resetting the bubble systems in an orderly manner, when activated by the PWR.FAIL signal, the RESET signal, or the ABORT command. The additive noise on the PWR.FAIL pin should be less than 150 mV for proper powerfail operation.

FSA Select Logic block contains the logic which controls the timing of the interaction between the BMC and the FSAs. The FSA selection is determined by the four high-order bits in the BLR and the four high-order bits in the AR, both set by the user.

Bubble Signal Decoder block contains the logic for creating all the MBM timing signals. The BMC to bubble memory interface consists of active low timing signals. The starting and stopping point of each signal is determined by the decoder logic. Each signal may occur every field rotation or only once in a number of field rotations. The field rotation in which a timing pulse occurs is controlled by the sequencer logic.

Figure 4 and Table 2 illustrate the typical timing signals for the BMC. These signals are described in the following paragraphs.

 $\overline{X+}$, $\overline{X-}$, $\overline{Y+}$, and $\overline{Y-}$ go to the 7250 CPDs, and are used to enable the coil drive currents in the MBMs.

TM.A and TM.B go to the 7230 CPGs, and are used to determine, respectively, the pulse widths for the CUT and TRANSFER functions used in replicating and generating the bubbles.

Table 2. 7220-1 BMC Timing (Degrees)**

Signal	Start	Width	End
X+	270°	108°	378°
Y+	0.	108°	108°
X-	90°	108°	198°
Y	180°	108°	288°
TM.A (ODD)	270°	4°.	274.5°
TM.A (EVEN)	90°	4°	94.5°
TM.B (ODD)	270°	90°	360°
TM.B (EVEN)	90°	90°	180°
BOOT.EN	252°	108°	360°
REP.EN	252°	108°	360°
SWAP.EN	180°	5.7°	697°
BOOT.SW.EN	180°	DC*	180°
SHIFTCLK (RD)	186.75°	99°	285.75°
SHIFTCLK (WR)	.72°	288°	360°

^{*}Stays low for 4118 field rotation periods when writing the MBM Bootloop.

SWAP.EN, REP.EN, BOOT.SW.EN, and BOOT.EN all go to the 7230 CPG. They are used to enable, respectively, the data swap, data replicate, boot swap, and boot replicate functions within the MBMs.

SHIFT.CLK goes to the FSAs. It is used to control the timing of events at the interface between each FSA and its corresponding MBM. (Refer to 7242 FSA Specification for a description of the BMC/FSA interface.)

 $\overline{\text{SYNC}}$ and C/\overline{D} control the serial communications between the BMC and the FSAs (on the DIO line).

USER-ACCESSIBLE REGISTERS

The user operates the bubble memory system by reading from or writing to specific registers within the bubble memory controller (BMC). The following paragraphs identify these registers and gives brief functional descriptions, including bit configurations and address assignments.

Register Addressing

Selection of the user-accessible registers depends on register address information sent from the user to the BMC. This address information is sent via a single address line (designated A_0) and data bus lines D_0 through D_4 .

Both Command Register (CMDR) and Register Address Counter (RAC) are 4-bit registers which are loaded from $D_0 \cdot D_3$. The status register is selected and read by a single read request. The command register is selected and loaded by a single write request. The remaining registers are accessed indirectly, and the desired register is first selected by placing its address in the RAC, and then read or written with a subsequent read or write request.

^{**}All phases relative to \overline{Y} start phase. All entries ± 1.26 except $\overline{TM.A}$ width which is ± 0.5°.






Figure 4. 7220-1 BMC Timing Diagram

Table 3 gives a complete listing of the address asignments for the user-accessible registers. The registers are listed in two groups. The first group (STR, CMDR, RAC) consists of those registers that are selected and accessed in one operation. The second group (UR, BLR, ER, AR, FIFO) consists of those registers that are addressed indirectly by the contents of RAC.

Table 3. Address Assignments for the User-Accessible Registers

AO	D7	D6	D5	D4	D3	D2	D1	D0	Symbol	Name of Register	Read/Write
1	0	0	0	1	С	С	С	С	CMDR	Command Register	Write Only
1	0	0	0	0	В	В	В	В	RAC	Register Address Counter	Write Only
1	s	s	s	s	s	s	s	s	STR	Status Register	Read Only

Table 3. Address Assignments for the User-Accessible Registers (Continued)

RAC							
A0	B 3	B 2	B1	BO	Symbol	Name of Register	Read/Write
0	1	0	1	0	UR	Utility Register	Read or Write
0	1	0	1	1	BLR LSB	Block Length Register LSB	Write Only
0	1	1	0	0	BLR MSB	Block Length Register MSB	Write Only
0	1	1	0	1	ER	Enable Register	Write Only
0	1	1	1	0	AR LSB	Address Register LSB	Read or Write
0	1	1	1	1	AR MSB	Address Register MSB	Read or Write
0	0	0	0	0	FIFO	FIFO Data Buffer	Read or Write

SSSSSSS = 8-bit status information returned to the user from the STR CCCC = 4-bit command code sent to the CMDR by the user.

BBBB = 4-bit register address sent to the RAC by the user.

B3B2B1B0 = 4-bit contents of RAC at the time the user makes a read or write request with A0 = 0.

LSB = Least Significant Byte MSB = Most Significant Byte



The register file contains the registers with address 1010 through 1111. These registers are also called parametric registers because they contain flags and parameters that determine exactly how the BMC will respond to commands written to the CMDR

To facilitate such operations, the BMC automatically increments the RAC by one count after each transfer of data to or from a parametric register.

The RAC increments from the initially loaded value through address 1111 and then on to 0000 (the FIFO address). When it has reached 0000, it no longer increments. All subsequent data transfers (with A0 = 0) will be to or from the FIFO until such time as the RAC is loaded with a different register address.

REGISTER DESCRIPTIONS

Command Register (CMDR) 4 Bits, Write Only

The user issues a command to the BMC by writing a 4-bit command code to the CMDR.

Table 4 lists the 4-bit command codes used to issue the sixteen commands recognized by the BMC:

Table 7 is a listing of the commands and their functions.

Table 4. Command Code Definitions

D3	D2	D1	Do	Command Name
0	0	0	0	Write Bootloop Register Masked
0	0	0	1	Initialize
0	0	1	0	Read Bubble Data
0	0	1	1	Write Bubble Data
0	1	0	0	Read Seek
0	1	0	1	Read Bootloop Register
0	1	1	0	Write Bootloop Register
0	1	1	1	Write Bootloop
1	0	0	0	Read FSA Status
1	0	0	1	Abort
1	0	1	0	Write Seek
1	0	1	1	Read Bootloop
1	1	0	0	Read Corrected Data
1	1	0	1	Reset FIFO
1	1	1	0	MBM Purge
1	1	1	1	Software Reset

The most commonly used commands in normal operation are:


Initialize
Read Bubble Data
Write Bubble Data
Reset FIFO
Read Seek
Write Seek
Abort
Read Corrected Data
Software Reset
Read FSA Status
MBM Purge

Commands relating to the bootloop, and used only for diagnostic purposes, are:

Read Bootloop Register Write Bootloop Register Write Bootloop Register Masked Read Bootloop Write Bootloop

Status Register (STR) 8 Bits. Read Only

The user reads the BMC status register in response to an interrupt signal, or as part of the polling process in a polled data transfer mode. The status register provides information about error conditions, completion or termination of commands, and about the BMC's readiness to transfer data or accept new commands. The individual bit descriptions are as follows:



BUSY (when = 1) indicates that the BMC is in the process of executing a command. When equal to 0, BUSY indicates that the BMC is ready to receive a new command. In the case of Read Bubble Data, Read Bootloop, read Bootloop Register, or Read Corrected Data commands, BUSY may also indicate that the data has not been completely removed from the FIFO, and that DRQ is still active. BUSY will then drop as soon as DRQ does (after the user has finished reading the data remaining in the FIFO).

OP COMPLETE (when = 1) indicates the successful completion of a command.

OP FAIL (when = 1) indicates that the BUSY bit has gone inactive with either the TIMING ERROR or UN-CORRECTABLE ERROR bits active.

TIMING ERROR (when = 1) indicates that a FSA has reported a timing error to the BMC, or that the host system has failed to keep up with the BMC, thereby causing the BMC FIFO to overflow or to underflow. TIMING ERROR is also set if no bootloop sync word is found during initialization, or if a Write Bootloop command is issued when the WRITE BOOTLOOP ENABLE bit is equal to zero in the enable register.

CORRECTABLE ERROR (when = 1) indicates that a FSA has reported to the BMC that a correctable error has been detected in the last data block transferred.



UNCORRECTABLE ERROR (when = 1) indicates that at least one FSA has reported to the BMC that an uncorrectable error has been detected in the last data block transferred.

PARITY ERROR (when = 1) indicates that the BMC's parity check circuitry has detected a parity error on a data byte sent to the BMC by the user on the data lines D_0 - D_8 .

FIFO READY has two functions. The FIFO READY functions are as follows:

NOTE: IF BAC # FIFO FIFO READY = 1


STATUS B	ITS	READ	WRITE	
FIFO READY	BUSY	I III	VVIII E	
1	1	data in FIFO	space in FIFO	
0	1	no data	no space	
1 0	0 0		in FIFO — empty —	

Although the status word can be read at any time, the status information, bit 1 through 6, is not valid until the BUSY bit is low.

STR Bits 1 through 6 are reset when a new command is issued. They may also be reset by making a write request (WR=0) to the BMC with A_0 =1, D_4 =0, and D_5 =1 (that is, writing the RAC with D_5 =1). This operation also resets the "INT" pin to "0". NOTE: A byte of FIFO data can be lost when using this procedure if the RAC is written to other than the FIFO address when data is still present in FIFO.

Enable Register (ER) 8 Bits, Write Only

The user sets various bits of the enable register to enable or disable various functions within the BMC or the FSAs. The individual bit descriptions are as follows:



In the above figure and in the text below, the following abbreviations are used:

ICD = INTERNALLY CORRECT DATA
RCD = READ CORRECTED DATA

UCE = UNCORRECTABLE ERROR
CE = CORRECTABLE ERROR

TE = TIMING ERROR

ENABLE PARITY INTERRUPT enables the BMC to interrupt the host system (via the INT line) when the BMC detects a parity error on the data bus lines $D_0 \cdot D_7$.

ENABLE ICD enables the BMC to give the Internally Correct Data command to the FSAs when an error has been detected by the FSA's error detection and correction circuitry. Each FSA responds to such a command by internally cycling the data through its error correction network. When finished, the FSA returns status to the BMC as to whether or not the error is correctable. The value of ENABLE ICD affects the action of INTERRUPT ENABLE (ERROR).

ENABLE RCD enables the BMC to give the Read Corrected Data command to the FSAs when an error has been detected. This causes each FSA to correct the error (if possible) and also to transfer the corrected data to the BMC. The Read Corrected Data command is also used to read into the BMC data previously corrected by the FSA in response to an Internally Correct Data command. In either case, when the data transfer has been completed, the BMC reads each FSA's status to determine whether or not the error was correctable. In the case of an uncorrectable error, bad data may have been sent to the user. The value of ENABLE RCD affects the action of INTERRUPT ENABLE (ERROR).

WRITE BOOTLOOP ENABLE (when = 1) enables the bootloop to be written. If this bit is equal to zero, and a Write Bootloop command is received by the BMC, the command is aborted and the TIM-ING ERROR bit is set in the STR.

MFBTR controls the maximum burst transfer rate from FSA(s) to BMC FIFO. This rate is variable on the "last page" of a multiple page transfer. (In one page transfers the last page is the only page.) See Table 5 for effects of this bit on the various 7220-1 commands.

Table 5. MFBTR Bit Definitions

Number of MBMs Operated in Parallel	Maximum Required	MFBTR Bit			
	Host Interface Data Rate	Read Command	Write Command		
1	50K byte/sec	0	N/A		
2	100K byte/sec	0	N/A		
4	200K byte/sec	0	· N/A		
8	400K byte/sec	0	N/A		
1	12.5K byte/sec	1 :	0		
2	25K byte/sec	1	0		
. 4	50K byte/sec	1,.	0		
8	100K byte/sec	1	. 0		

NOTE: The MFBTR bit should always be set to "0" for all commands except "Read Bubble Data."

DMA ENABLE (when = 1) enables the BMC to operate in DMA data transfer mode, using the DRQ and DACK signals in interaction with a DMA controller. When equal to zero, DMA ENABLE sets up the controller to support interrupt driven or polled data transfer.



INTERRUPT ENABLE (ERROR) selects error conditions under which the BMC stops command execution and interrupts the host processor (via the INT line). INTERRUPT ENABLE (ERROR) operates in conjunction with ENABLE ICD and ENABLE RCD.

Enable ICD	Enable RCD	Interrupt Enable (ERROR)	Interrupt Action
0	. 0	0	No interrupts due to errors
0 .	0	1	Interrupt on TE only
0	1	0	Interrupt on UCE or TE
0	1	1	Interrupt on UCE, CE, or TE
1	0	0	Interrupt on UCE or TE
1	0	1	Interrupt on UCE, CE, or TE
1	- 1	0	Not used
1	. 1	1	Not used

TE = Timing Error, CE = Correctable Error, UCE = Uncorrectable Error.

INTERRUPT ENABLE (NORMAL) (when = 1) enables the BMC to interrupt the host system (via the INT line), when a command execution has been successfully completed (OP COMPLETE = 1 in the

STR).

Utility Register (UR) 8 Bits, Read or Write

The utility register is a general purpose register available to the user in connection with bubble memory system operations. It has no direct effect on the BMC operation, but is provided as a convenience to the user.

Block Length Register (BLR) 16 Bits, Write Only

The contents of the block length register determine the system page size and also the number of pages to be transferred in response to a single bubble data read or write command. The bit configuration is as follows:

BLOCK LENGTH REGISTER MSB

 BLOCK LENGTH REGISTER LSB

 7
 6
 5
 4
 3
 2
 1
 0

NUMBER OF FSA CHANNELS (NFC) NUMBER OF PAGES TO BE TRANSFERRED

The system page size is proportional to the number of magnetic bubble memory modules (MBMs) operating in parallel during the data read or write operation. Each MBM requires two FSA channels. Bits 4 through 7 of BLR MSB actually specify the number of FSA channels to be accessed.

The BLR LSB, together with the 3 least significant bits of the BLR MSB, specify the number of pages to be transferred. Up to 2048 pages can be transferred in response to a single bubble data read or write command, hence the requirement for 11 bits. All 11 bits equal to zero specifies a 2048 page transfer.

Address Register (AR) 16 Bits, Read or Write

The contents of the address register determine which MBM group is to be accessed, and, within that group,

what starting address location shall be used in a data read or write operation. The bit configuration is as follows:

ADDRESS REGISTER LSB

7 6 5 4 3 2 1 0

MBM SELECT

STARTING ADDRESS WITHIN EACH MBM

Within each MBM there are 2048 possible starting address locations for a data read or write operation, hence the requirement for 11 bits in the starting address.

The selection of the MBMs to be read or written is specified by AR MSB Bits 3-6. The BMCs interpretation of these bits depends on the number of MBMs in a group, which is specified by BLR MSB Bits 4-7.

Table 6 shows which MBM groups are selected in response to given values for BLR MSB Bits 4-7 and AR MSB Bits 3-6. A 1-megabyte system (8 MBMs) is represented, with the FSA channels numbered 0 through F:

Table 6. Selection of FSA Channels

AR MSB Bits	1,500	BLI	R MSB Bits (7,6,5,4)	
(6,5,4,3)	0000	0001	0010	0100	1000
0000	0	0,1	0,1,2,3	0 to 7	0 to F
0001	1 1	2,3	4,5,6,7	8 to F	}
0010	.2	4,5	8,9,A,B	1	l.
0011	3	6,7	C,D,E,F	1	ľ
0100	4	8,9			ľ
0101	5 -	A,B		1	1
0110	6	C,D			
0111	7 8	E,F			
1000	8		1		
1001	9		and the state of		
1010	A		10000		
. 1011	В				
1100	l c		1		
1101	D		1		
1110	E		1		
1111	F		1		

The accessing of single FSA channels is done only as part of diagnostic processes. AR MSB Bit 7 is not used.

FIFO Data Buffer (FIFO) 40 × 8 Bits, Read or Write

The BMC FIFO is a 40-byte buffer through which data passes on its way from the FSAs to the user, or from the user to the FSAs. The FIFO allows the data transfer to proceed in an asynchronous and flexible manner, and relaxes timing constraints, both to the FSAs and also to the user's equipment. The user's system must, however, meet the data rate requirements. When the BMC is busy (executing a command) the FIFO functions as a data buffer. When the BMC is not busy, the FIFO is available to the user as a general purpose FIFO.



FUNCTIONAL OPERATION

The IC components used in the bubble memory systems have been designed with transparency in mind—that is, a maximum number of operations are handled by the hardware and firmware of these components.

Each one-Megabit Bubble Memory (MBM) operates in its own domain, and is unaffected by the number of bubble memories in the system. The roles played by the MBM's immediate support circuitry can be described as if the system contained only one MBM module.

Data Flow Within the Magnetic Bubble Memory (MBM) System (Single MBM Systems)

During a read operation, data flows as follows: The data from the MBM is input to the Formatter/Sense Amplifier (FSA). Data from each channel (A channel or B channel) of the MBM goes to the corresponding channel of the FSA. In the FSA, the data is paired up with the corresponding bit in the FSA's bootloop register to determine whether it represents data from a 'good' loop. If it does, the data bit is stored in the FSA FIFO. Error detection and correction (if enabled by the user) is applied to each block of 256 data bits.

From the FSA FIFO, data is sent to the bubble memory controller (BMC) in the form of a serial bit stream, via a one-line bidirectional data bus (DIO). The data is multiplexed onto the DIO line, with data bits coming alternately from the A and B channels of the FSA. The BMC outputs a SYNC pulse to the SELECT.IN input of the FSA. The FSA responds by placing a data bit from the A channel FIFO on the DIO line. One clock cycle later, a

data bit from the B channel FIFO is placed on the DIO line. The BMC continues to output SYNC pulses, once every 20 or 80 clock cycles, each time receiving two data bits in return.

In the BMC, the data undergoes serial-to-parallel conversion, and is assembled into bytes, which are then placed in the BMC FIFO, which can hold 40 bytes of data. From this FIFO, the data bytes are written onto the user interface.

During a write operation, the data flow consists of the corresponding operations in the reverse order.

Multiple-MBM Systems

The 7220-1 BMC can interface up to 8 one-megabit BPK70 Bubble Storage subsystems. The data flow in a multiple-BPK70 system is in most respects similar to that which occurs in a one-BKP70 subsystem. The difference is in the time-division multiplexing that occurs on the DIO bus line between the BMC and the FSAs.

For data transfer operations, the BMC may exchange data with as few as two FSA channels (one BPK70) or as many as 16 FSA channels (eight BPK70s).

SOFTWARE INTERFACE—The general procedure for communicating with the BMC is:

Pass parameters to the BMC by loading the registers.

Send the desired command.

Read the status/command register until BMC is not busy (or use "INT" pin).

Examine the status register to determine whether the operation was successful.

Table 7. Detailed Command Descriptions

Initialize	The BMC executes the Initialize command by first interrogating the bubble system to determine how many FSAs are present, then reading and decoding the bootloop from each MBM and storing the results in the corresponding FSA's bootloop register. All the parametric registers must be properly set up before issuing the Initialize command.
Read Bubble Data	The Read Bubble Data command causes data to be read from the MBMs into the BMC FIFO. The selection of the MBMs to be accessed and the starting address for the read operation is specified in the address register (AR). The block length register (BLR) specifies the number of system pages to be read. All the parametric registers must be properly set up before issuing the Read Bubble Data command.
Write Bubble Data	The Write Bubble Data command causes data to be read from the BMC FIFO and written into the MBMs. The selection of the MBMs to be accessed and the starting address for the write operation is specified in the address register (AR). The block length register (BLR) specifies the number of system pages to be written. All the parametric registers must be properly set up before issuing the Write Bubble Data command.
Read Seek	The Read Seek command rotates the selected MBMs to a designated page address location. No data transfer occurs. The positioning is such that the next data location available to be read is the specified (in AR) page address plus one. The Read Seek command may be used to reduce latency (access time) in cases where information is available for the user to predict the location of an impending read reference to the MBMs.



Table 7. Detailed Command Descriptions (Continued)

)	Table 7. Detailed Command Descriptions (Continued)								
	Write Seek	The Write Seek command rotates the selected MBMs to a designated page address location. No data transfer occurs. The positioning is such that the next data location available to be written is the specified (in AR) page address plus one. The Write Seek command may be used to reduce latency (access time) in cases where information is available for the user to predict the location of an impending write reference to the MBMs.							
	Abort	The Abort command causes a controlled termination of the command currently being executed by the BMC. The Abort command will be accepted by the BMC (and is typically issued) when the BMC is busy.							
	MBM Purge	The MBM Purge command clears all BMC registers, counters, and the MBM address RAM. Furthermore, it determines how many FSA channels are present in the system and stores this value in the 7220-1. The "INITIALIZE" command uses this command as a subroutine.							
	Read Corrected Data	The Read Corrected Data command causes the BMC to read into the BMC FIFO a 256-bit block of data from the FIFO of each selected FSA channel, after an error has been detected. The data cycles through the error correction network of the FSA. After the data has been read, the FSA reports to the BMC whether or not the error was correctable. The Read Corrected Data command is used only when the system is in error correction mode (ENABLE ICD or ENABLE RCD set in the ER).							
	Software Reset	The Software Reset command clears the BMC FIFO and all registers, except those containing initialization parameters. It also causes the BMC to send the Software Reset command to selected FSAs in the system. No reinitialization is needed after this command.							
	Read FSA Status	The Read FSA Status command causes the BMC to read the 8-bit status register of all FSAs, and to store this information in the BMC FIFO. The Read FSA Status command is independent all parametric registers.							
	Read Bootloop Register	The Read Bootloop Register command causes the BMC to read the bootloop register of the selected FSA channels and to store this information in the BMC FIFO. Twenty bytes are transferred for each FSA channel selected.							
	Write Bootloop Register Masked	Proper operation of the FSAs during data transfer to or from the MBMs requires that the bootloop register contain (if error correction is used) exactly 270 logic 1s for each FSA bootloop register. The user may select any subset of 270 "good" loops from the total number of available loops (if error correction is not used, 270 replaced by 272). As an alternative, the Write Bootloop Register Masked command may be used. This command counts the number of logic 1s and masks out the remaining 1s after the proper count has been reached. The Initialize command uses this command as a subroutine.							
	Read Bootloop	The Read Bootloop command causes the BMC to read the bootloop from the selected MBM, and to store the decoded bootloop information in the BMC FIFO. The Initialize command uses this command as a subroutine.							
	Write Bootloop	The Write Bootloop command causes the existing contents of the selected MBM's bootloop to be replaced by new bootloop data based on 40 bytes of information stored in the FIFO (the user must actually write 41 bytes, where the 41st byte is all 0s). Encoding of the bootloop data is done by the BMC hardware.							



ABSOLUTE MAXIMUM RATINGS

Temperature under bias	40 to +100°C
Storage Temperature	65°C to + 150°C
All Input or Output Volta	ges and
V _{CC} Supply Voltage	0.5V to 7V

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS $(T_A = \text{see front page}; V_{CC} = 5.0V + 5\%, -10\%)$

Symbol	Parameter	Min.	Max.	Unit	Test Condition
V _{IL}	Input Low Voltage		0.8	V	
V _{IH(1)}	Input High Voltage (all but PWR.FAIL)	2.0	V _{CC} +0.5V	٧	
V _{IH(2)}	Input High Voltage (PWR.FAIL)	2.5	V _{CC} +0.5V	V	
V _{OL(1)}	Output Low Voltage (All outputs except DET.ON, BUS.RD, SHIFT.CLK, and SYNC		.45	V	l _{OL} = 3.2 mA
V _{OL(2)}	Output Low Voltage DET.ON, BUS.RD, SHIFT.CLK, SYNC		.45	V	I _{OL} = 1.6 mA
V _{OH}	Output High Voltage	2.4		V	I _{OH} = 400μA
I _{IL}	Input Leakage Current		10	μΑ	0 ≤ V _{IN} ≤ V _{CC}
OFL	Output Float Leakage		10	μΑ	0.45 ≤ V _{OUT} ≤ V _{CC}
lcc	Power Supply Current from V _{CC}		200	mA	00. 00

A.C. CHARACTERISTICS

 $(T_A = \text{see table 1}; V_{CC} = 5.0V + 5\%, -10\%; C_L = 150 pF; unless otherwise noted.)$

Symbol	Parameter	Min.	Max.	Unit	Test Condition
tp	Clock Period	249.75	250.25	ns	
tø	Clock Phase Width (High Time)	.45 t _P	.55 t _P		
t _R -t _F	Input Signal Rise and Fall Time		30	ns	

FSA INTERFACE TIMINGS (under pin loading)

Symbol -	Parameter	Min.	Max.	Unit	Test Condition
t _{CDV}	CLK to DIO Valid Delay		150	ns	Under Pin Loads*
t _{CDF}	CLK to DIO Entering Float	10	250	ns	Under Pin Loads*
t _{CDE}	CLK to DIO Enabled from Float		150	ns	Under Pin Loads*
t _{CDH}	CLK to DIO Hold Time	0		ns	Under Pin Loads*
t _{CSOL}	CLK to SYNC Leading Edge Delay	-	120	ns	Under Pin Loads*
t _{CSOT}	CLK to SYNC Trailing Edge Delay	10	100	ns	Under Pin Loads*
t _{DC}	DIO Setup Time to Clock	80		ns	Under Pin Loads*
t _{DHC}	DIO Hold Time from Clock	0		ns	Under Pin Loads*
t _{COL}	CLK to Output Leading Edge		150	ns	Under Pin Loads*
t _{COT}	CLK to Output Trailing Edge	0	190	ns	Under Pin Loads*
t _{EW}	ERR. FLG Pulse Width	200		ns	Under Pin Loads*
t _{SCFT}	SHIFTCLK to Y - Trailing Edge	80	200	ns	Under Pin Loads*



A.C. CHARACTERISTICS (Continued) (T_A = see table 1; V_{CC} = 5.0 + 5%, -10%; C_L = 150 pF; READ CYCLE (HOST INTERFACE) unless otherwise noted.)

Symbol	Parameter	Min.	Max.	Unit	Test Condition
^t AC	Select Setup to RD↓	0		ns	
^t CA	Select Hold from RD↑	0		ns	
t _{RR}	RD Pulse Width	200		ns	
^t AD	Data Delay from Address		150	ns	
^t RD	Data Delay from RD↓		150	ns	
^t DF	Output Float Delay	10	100	ns	
tDC	DACK Setup to RD↓	0		ns	
t _{CD}	DACK Hold from RD↑	0		ns	
^t KD	Data Delay from DACK↓	1 2 1	150	ns	
^t CYCR	"Read" Cycle Time	(DMA Mode) 4t _p -t _ø		ns	In non DMA mode. t _{CYCR} Min. = 6t _p -t _g

WRITE CYCLE (HOST INTERFACE)

Symbol	Parameter	Min.	Max.	Unit	Test Condition
^t AC	Select Setup to WR↓	0		ns	
tCA	Select Hold from WR↑	0		ns	. tut
t _{WW}	WR Pulse Width	200		ns	
tow	Data Setup to WR↑	200		ns	
t _{WD}	Data Hold from WR↑	0		ns	
t _{DC}	DACK Setup to WR↓	0		ns	
tCD	DACK Hold from WR↑	0		ns	
tcycw	"Write" Cycle Time	4t _p + t _{ww}			
tcQ	Request Hold from RD or WR (Non-Burst Mode)		150	ns	:
†DEADW	Inactive Time between WR1 and WR1	4t _p		ns	
†DEADR	Inactive Time between RD1 and RD1	150			

7250-7230 INTERFACE TIMINGS

Symbol	Parameter	Min.	Max.	Unit	Test Condition
tCBL	CLK to Bubble Signal Leading Edge		250	ns	Under Pin Loads*
^t CBT	CLK to Bubble Signal Trailing Edge	-	250	ns	Under Pin Loads*


*Bubble Pin Loads Shown Below


PIN LOADINGS


Pin Names	Value	Unit
$\overline{X+}$, $\overline{X-}$, $\overline{Y+}$, $\overline{Y-}$	150	pF
TM.A, TM.B, REP.EN, BOOT.EN, SWAP.EN, BOOT.SW.EN, C/D, ERR.FLG, WAIT. SYNC	50	pF
DET.ON & SHIFT.CLK	100	ρF
BUS.READ	10	pF



WAVEFORMS











WAVEFORMS (Continued)







INTEL CORPORATION, 3065 Bowers Avenue, Santa Clara, CA 95051 (408) 987-8080

Printed in U.S.A./Q-90/11-82/15K/JR/JT