


SR 5015-XXX SR 5015-80 SR 5015-81 SR 5015-133

Quad Static Shift Register

FEATURES

- ☐ COPLAMOS® N Channel Silicon Gate Technology
- ☐ Variable Length—Single Mask Programmable—1 to 134 bits
- ☐ Directly TTL-compatible on all inputs, outputs, and clock
- ☐ Clear function
- ☐ Operation guaranteed from DC to 1.0 MHz
- ☐ Recirculate logic on-chip
- ☐ Single +5.0V power supply
- ☐ Low clock input capacitance
- ☐ 16 pin ceramic DIP Package
- ☐ Pin for Pin replacement for AMI S2182, 83, 85


PIN CONFIGURATION



APPLICATIONS

- □ Memory Buffering
- ☐ Unique Buffering Lengths
- □ Terminals

BLOCK DIAGRAM



General Description

The SMC SR 5015-XXX is a quad static shift register family fabricated using SMC's COPLAMOS® N channel silicon gate process which provides a higher functional density and speed on a monolithic chip than conventional MOS technology. The COPLAMOS® process provides high speed operation, low power dissipation, low clock input capacitance, and single +5 volt power supply operation.

These shift registers can be driven by either T²L circuits or by MOS circuits and provide driving capability to MOS or T²L circuits. This device consists of four separate static shift registers with independent input and output terminals and logic for loading, recirculating or shifting information. The SR 5015-80, SR 5015-81, and SR 5015-133 are respectively 80, 81, and 133 bit quad shift registers.

The recirculate control pin is common for registers A, B, and C. Register D has an independent recirculate control pin as well as a recirculate input pin.

A clear pin has been provided that will cause the shift register to be cleared when the pin is at Vcc. A single T²L clock is required for operation.

The transfer of data into the register is accomplished on the low-to-high transition of the clock with the recirculate control low. For long term data storage the clock may be stopped and held in either logic state. Recirculate occurs when the recirculate control is high. Output data appears on the low-to-high transition of the clock pulse.

Bits 81 and 133 are available for flag storage.

This device has been designed to be used in high speed buffer storage systems and small recirculating memories.

Special custom configurations are achieved via single mask programming in lengths of 1 to 134 bits.


MAXIMUM GUARANTEED RATINGS*

Operating Temperature Range	0°C to + 70°C
Storage Temperature Range	55°C to +150°C
Lead Temperature (soldering, 10 sec.)	+325°C
Positive Voltage on any Pin, with respect to ground	+8 0V
Positive Voltage on any Pin, with respect to ground	0.21/
Negative Voltage on any Pin, with respect to ground	

^{*}Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.


ELECTRICAL CHARACTERISTICS ($T_A=0^{\circ}C$ to $70^{\circ}C$, $Vcc=+5V\pm5\%$, unless otherwise noted)

		Tim	Max.	Unit	Comments
Parameter	Min.	Тур.	wax.	Uillt	Comments
D.C. Characteristics					
INPUT VOLTAGE LEVELS			4.4	.,	
Low Level, V⊩			0.8	V	
High Level, Vін	Vcc-1.5		Vcc	٧	
OUTPUT VOLTAGE LEVELS					
Low Level, Vol			0.4	V	lo _L = 1.6ma
High Level, Vон	Vcc-1.5	4.0		٧	Іон=100μа
INPUT LEAKAGE CURRENT			1.0	μa	Vin=Vcc
CLOCK, CLEAR			25	pf	
All Other			10	pf	
POWER SUPPLY CURRENT			80	ma	
A.C. Characteristics					T _A =+25°C
CLOCK					
РWн	300			ns	
PW∟	600			ns	
Transition, tr, tr		0.02	1.0	μs	
Repetition Rate, 1/T	0		1.0	MHz	
t Delay	300			ns	
INPUT DATA					
tp, set-up	100			ns	
tp, hold	200			ns	
PW₀	300			ns	
OUTPUT DATA					
to, ACC		200	350	ns	
RECIRCULATE CONTROL					
tr., set-up	200			ns	
te, hold	300			ns	
PWR	500			ns	
CLEAR					
PWCLEAR	20			μs	



Pin No.	Symbol	Name	Function
1	Α	Input A	Input signal which is either high or low depending on what word is to be loaded into shift register.
2	RECABC	Recirculate ABC	Input signal when high disconnects inputs from registers and connects outputs to inputs, thus recirculating data. Recirculates only A, B, C outputs.
3	CLR	Clear	Input signal when high forces outputs to a low state immediately and clears all the registers.
4	В	Input B	Input signal for B register.
5	Ов	Output B	Output signal for B register.
6	GND	GND	Power supply Ground.
7	Vcc	+5 Volt	5 volt power supply.
8 9	Oc CLK	Output C Clock Input	Output signal for C register. Input signal which is normally low and pulses high to shift data into the registers. The data is clocked in on low to high edge of clock.
10	С	Input C	Input signal for C register.
11	NC	NC	
12	RECD	Recirculate Control D	Input signal which is normally low and, when goes high, disconnects Input D to register and connects Recirculate Input D to register.
13	D	Input D	Input signal for D register.
14	O _D	Output D	Output signal for D register.
15	RID	Recirculate Input D	Input signal which is the input to the D register when Recirculate Control D is high: RECD=1.
16	OA	Output A	Output signal for A register.

APPLICATIONS





Circuit diagrams utilizing SMC products are included as a means of illustrating typical semiconductor applications; consequently complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of SMC or others. SMC reserves the right to make changes at any time in order to improve design and supply the best product possible.



Quad Static Shift Right/Shift Left Shift Register Last In First Out Buffer LIFO


FEATURES

- ☐ COMPLAMOS® N-Channel Silicon Gate Technology.
- ☐ Quad 81 bit or Quad 133 bit
- ☐ Directly Compatible with T2L, MOS
- ☐ Operation Guaranteed from DC to 1.0MHz
- ☐ Recirculate logic on-chip
- ☐ Single +5.0V power supply
- ☐ Low clock input capacitance
- ☐ Single phase clock at T²L levels
- □ Clear function
- ☐ 16-pin Ceramic DIP Package

APPLICATIONS


- ☐ Bi-Directional Printer
- ☐ Computers—Push Down Stack—LIFO
- ☐ Buffer data storage—memory buffer
- ☐ Delay lines—delay line processing
- ☐ Digital filtering

PIN CONFIGURATION



- ☐ Telemetry Systems
- □ Terminals
- □ Peripheral Equipment

BLOCK DIAGRAM



General Description

The SMC SR 5017 and SR 5018 are quad 133 (SR 5017) and quad 81 (SR 5018) bit static shift registers utilizing SMC's COPLAMOS® N channel silicon gate process. The COPLAMOS® process provides high speed operation, low power dissipation, low clock input capacitance, and requires only a single +5 volt power supply.

These shift registers can be driven by either T²L circuits or by MOS circuits and provide driving capability to MOS to T²L circuits.

This device consists of four separate static shift registers with independent input and output terminals and logic for loading, recirculating or shifting information right or left. This shift left/shift right (L/R Control) control input is common to all registers.

The recirculate control input is common for registers A, B, and C. Register D has an independent recirculate control input as well as a Recirculate Input.

A Clear input has been provided that will cause the shift register to be cleared when the input is at Vcc. A single T²L clock input is required for operation.

The transfer of data into the register is accomplished on the low-to-high transition of the clock with the recirculate control low. For long term data storage the clock may be stopped and held in either logic state. Recirculate occurs when the recirculate control is high. Output data appears on the low-to-high transition of the clock pulse.

Bits 81 or 133 are available for flag storage.


MAXIMUM GUARANTEED RATINGS* Operating Temperature Range .0°C to + 70°C Storage Temperature Range .55°C to + 150°C Lead Temperature (soldering, 10 sec.) +325°C Positive Voltage on any Pin, with respect to ground +8.0V Negative Voltage on any Pin, with respect to ground -0.3V

ELECTRICAL CHARACTERISTICS (TA=0°C to 70°C, Vcc=+5V±5%, unless otherwise noted)

Parameter	Min.	Тур.	Max.	Unit	Comments
D.C. Characteristics					
INPUT VOLTAGE LEVELS					
Low Level, VIL			0.8	V	
High Level, V⊪	Vcc1.5		Vcc	V	
OUTPUT VOLTAGE LEVELS					
Low Level, Vol.			0.4	V	lo _L =1.6ma
High Level, Vон	Vco-1.5	4.0		V	Iон=100 <i>μ</i> а
INPUT LEAKAGE CURRENT			1.0	μa	V _{IN} =V _{CC}
CLOCK, CLEAR			25	pf	
All Other			10	pf	
POWER SUPPLY CURRENT			100	ma	
A.C. Characteristics					$T_A = +25^{\circ}C$
CLOCK					
PW _H	300			ns	
PW _L	600			ns	
Transition, tr, tr		0.02	1.0	μs	
Repetition Rate, 1/T	0		1.0	MHz	
^t Delay	500			ns	
INPUT DATA					
to, set-up	150			ns	
to, hold	150			ns	
PWo	300			ns	
OUTPUT DATA					
to, ACC		200	350	ns	
RECIRCULATE CONTROL					
tn, set-up	200			ns	
tr, hold	300			ns	
PWR	500			ns	
CLEAR					
PWCLEAR	20			μ S	


^{*}Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

Timing Diagram




Description of Pin Functions						
Symbol Name		Pin	Function			
D	Input D	1	Input signal for D register.			
RID	Recirculate Input D	2	Input signal which is the input to the D register when recirculate control D is high: $RECD = 1$.			
OD	Output D	3	Output signal for D register.			
CLR	Clear	4	Input signal when high forces outputs to a low state immediately and clears all the registers.			
OA	Output A	5	Output signal for A register.			
L/R CON	Shift Left/Shift Right Control	6	Input signal which is low for loading data and for shifting right. When L/R CON is high, the register will shift left.			
Α	Input A	7	Input signal which is either high or low depending on what word is to be loaded into shift register.			
CLK	Clock İnput	8	Input signal which is normally low and pulses high to shift data into the registers. The data is clocked in on low to high edge of clock.			
Vcc	5 Volt	9	5 volt power supply.			
RECABC	Recirculate ABC	10	Input signal when high disconnects inputs from registers and connects outputs to inputs, thus recirculating data. Recirculates only A, B, C outputs.			
Ов	Output B	11	Output signal for B register.			
В	Input B	12	Input signal for B register.			
С	Input C	13	Input signal for C register.			
Oc	Output C	14	Output signal for C register.			
GND	GND	15	Ground.			
RECD	Recirculate Control D	16	Input signal which is normally low and, when goes high, disconnects Input D to register and connects RECIRCULATE INPUT D to register.			

Logic Diagram



APPLICATION





Circuit diagrams utilizing SMC products are included as a means of illustrating typical semiconductor applications; consequently complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of SMC or others. SMC reserves the right to make changes at any time in order to improve design and supply the best product possible.